OpenCores

URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rti.v] - Diff between revs 10 and 21

Show entire file | Details | Blame | View Log

Rev 10	Rev 21
Line 58...	Line 58...
`nf <= dat_i[31];`	`nf <= dat_i[31];`
`isp <= isp_inc;`	`isp <= isp_inc;`
`radr <= isp_inc;`	`radr <= isp_inc;`
`state <= RTI3;`	`state <= RTI3;`
`end`	`end`
	`else if (err_i) begin`
	`lock_o <= 1'b0;`
	`cyc_o <= 1'b0;`
	`stb_o <= 1'b0;`
	`we_o <= 1'b0;`
	`sel_o <= 4'h0;`
	`adr_o <= 34'h0;`
	`dat_o <= 32'h0;`
	`state <= BUS_ERROR;`
	`end`
`RTI3:`	`RTI3:`
`if (unCachedData) begin`	`if (unCachedData) begin`
`cyc_o <= 1'b1;`	`cyc_o <= 1'b1;`
`stb_o <= 1'b1;`	`stb_o <= 1'b1;`
`sel_o <= 4'hF;`	`sel_o <= 4'hF;`
Line 85...	Line 95...
`isp <= isp_inc;`	`isp <= isp_inc;`
`em <= em1;`	`em <= em1;`
`pc <= dat_i;`	`pc <= dat_i;`
`state <= IFETCH;`	`state <= IFETCH;`
`end`	`end`
	`else if (err_i) begin`
	`lock_o <= 1'b0;`
	`cyc_o <= 1'b0;`
	`stb_o <= 1'b0;`
	`we_o <= 1'b0;`
	`sel_o <= 4'h0;`
	`adr_o <= 34'h0;`
	`dat_o <= 32'h0;`
	`state <= BUS_ERROR;`
	`end`

`No newline at end of file`	`No newline at end of file`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.