URL
https://opencores.org/ocsvn/rtf8088/rtf8088/trunk
[/] [rtf8088/] [trunk/] [rtl/] [verilog/] [FETCH_DISP16.v] - Diff between revs 2 and 8
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 8 |
Line 1... |
Line 1... |
// ============================================================================
|
// ============================================================================
|
// FETCH_DISP16
|
// FETCH_DISP16
|
// - detch 16 bit displacement
|
// - detch 16 bit displacement
|
//
|
//
|
//
|
//
|
// 2009-2012 Robert Finch
|
// 2009-2013 Robert Finch
|
// robfinch[remove]@opencores.org
|
// robfinch[remove]@finitron.ca
|
// Stratford
|
// Stratford
|
//
|
//
|
//
|
//
|
// This source file is free software: you can redistribute it and/or modify
|
// This source file is free software: you can redistribute it and/or modify
|
// it under the terms of the GNU Lesser General Public License as published
|
// it under the terms of the GNU Lesser General Public License as published
|
Line 27... |
Line 27... |
// Fetch 16 bit displacement
|
// Fetch 16 bit displacement
|
// ============================================================================
|
// ============================================================================
|
//
|
//
|
FETCH_DISP16:
|
FETCH_DISP16:
|
begin
|
begin
|
`INITIATE_CODE_READ;
|
code_read();
|
state <= FETCH_DISP16_ACK;
|
state <= FETCH_DISP16_ACK;
|
end
|
end
|
|
|
FETCH_DISP16_ACK:
|
FETCH_DISP16_ACK:
|
if (ack_i) begin
|
if (ack_i) begin
|
state <= FETCH_DISP16a;
|
state <= FETCH_DISP16a;
|
`PAUSE_CODE_READ
|
pause_code_read();
|
disp16[7:0] <= dat_i;
|
disp16[7:0] <= dat_i;
|
end
|
end
|
|
|
FETCH_DISP16a:
|
FETCH_DISP16a:
|
begin
|
begin
|
state <= FETCH_DISP16a_ACK;
|
state <= FETCH_DISP16a_ACK;
|
`INITIATE_CODE_READ
|
code_read();
|
end
|
end
|
|
|
FETCH_DISP16a_ACK:
|
FETCH_DISP16a_ACK:
|
if (ack_i) begin
|
if (ack_i) begin
|
state <= FETCH_DISP16b;
|
state <= FETCH_DISP16b;
|
`TERMINATE_CODE_READ
|
term_code_read();
|
disp16[15:8] <= dat_i;
|
disp16[15:8] <= dat_i;
|
end
|
end
|
|
|
FETCH_DISP16b:
|
FETCH_DISP16b:
|
casex(ir)
|
casex(ir)
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.