URL
https://opencores.org/ocsvn/s1_core/s1_core/trunk
[/] [s1_core/] [trunk/] [docs/] [other/] [ACCESSES.txt] - Diff between revs 105 and 114
Show entire file |
Details |
Blame |
View Log
Rev 105 |
Rev 114 |
Line 1... |
Line 1... |
Simply RISC S1 Core - Boot Code
|
S1 Core - Boot Code
|
===============================
|
===================
|
|
|
This is the disassembled boot code; the original source code can be
|
This is the disassembled boot code; the original source code can be
|
found inside the official OpenSPARC T1 tarball, in the file:
|
found inside the official OpenSPARC T1 tarball, in the file:
|
$T1_ROOT/verif/diag/assembly/include/hred_reset_handler.s
|
$T1_ROOT/verif/diag/assembly/include/hred_reset_handler.s
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.