OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [tools/] [src/] [build_dc.cmd] - Diff between revs 82 and 83

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 82 Rev 83
Line 11... Line 11...
uniquify
uniquify
check_design
check_design
 
 
# Constraints and mapping on target library
# Constraints and mapping on target library
 
 
create_clock -period 4.0 -waveform [list 0 2.0] sys_clock_i
create_clock -period 5.0 -waveform [list 0 2.5] sys_clock_i
set_input_delay 2.0 -clock sys_clock_i -max [all_inputs]
set_input_delay 2.0 -clock sys_clock_i -max [all_inputs]
set_output_delay 1.0 -clock sys_clock_i -max [all_outputs]
set_output_delay 2.0 -clock sys_clock_i -max [all_outputs]
set_dont_touch_network [list sys_clock_i sys_reset_i]
set_dont_touch_network [list sys_clock_i sys_reset_i]
set_drive 0 [list sys_clock_i sys_reset_i]
set_drive 0 [list sys_clock_i sys_reset_i]
set_wire_load_mode enclosed
set_wire_load_mode enclosed
set_max_area 0
set_max_area 0
set_fix_multiple_port_nets -buffer_constants -all
set_fix_multiple_port_nets -buffer_constants -all

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.