OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [tools/] [src/] [sparc.v] - Diff between revs 92 and 100

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 92 Rev 100
Line 2021... Line 2021...
   // Outputs
   // Outputs
   spc_pcx_req_pq, spc_pcx_atom_pq, spc_pcx_data_pa, spc_sscan_so,
   spc_pcx_req_pq, spc_pcx_atom_pq, spc_pcx_data_pa, spc_sscan_so,
   spc_scanout0, spc_scanout1, tst_ctu_mbist_done,
   spc_scanout0, spc_scanout1, tst_ctu_mbist_done,
   tst_ctu_mbist_fail, spc_efc_ifuse_data, spc_efc_dfuse_data,
   tst_ctu_mbist_fail, spc_efc_ifuse_data, spc_efc_dfuse_data,
   // Inputs
   // Inputs
   pcx_spc_grant_px, wbm_spc_stallreq, cpx_spc_data_rdy_cx2, cpx_spc_data_cx2,
   pcx_spc_grant_px,wbm_spc_stall,wbm_spc_resume, cpx_spc_data_rdy_cx2, cpx_spc_data_cx2,
   const_cpuid, const_maskid, ctu_tck, ctu_sscan_se, ctu_sscan_snap,
   const_cpuid, const_maskid, ctu_tck, ctu_sscan_se, ctu_sscan_snap,
   ctu_sscan_tid, ctu_tst_mbist_enable, efc_spc_fuse_clk1,
   ctu_sscan_tid, ctu_tst_mbist_enable, efc_spc_fuse_clk1,
   efc_spc_fuse_clk2, efc_spc_ifuse_ashift, efc_spc_ifuse_dshift,
   efc_spc_fuse_clk2, efc_spc_ifuse_ashift, efc_spc_ifuse_dshift,
   efc_spc_ifuse_data, efc_spc_dfuse_ashift, efc_spc_dfuse_dshift,
   efc_spc_ifuse_data, efc_spc_dfuse_ashift, efc_spc_dfuse_dshift,
   efc_spc_dfuse_data, ctu_tst_macrotest, ctu_tst_scan_disable,
   efc_spc_dfuse_data, ctu_tst_macrotest, ctu_tst_scan_disable,
Line 2054... Line 2054...
   output     spc_efc_ifuse_data;     // From ifu of sparc_ifu.v
   output     spc_efc_ifuse_data;     // From ifu of sparc_ifu.v
   output     spc_efc_dfuse_data;     // From ifu of sparc_ifu.v
   output     spc_efc_dfuse_data;     // From ifu of sparc_ifu.v
 
 
 
 
   // cpx interface
   // cpx interface
   input [4:0] pcx_spc_grant_px; input wbm_spc_stallreq; // pcx to processor grant info  
   input [4:0] pcx_spc_grant_px;input wbm_spc_stall;input wbm_spc_resume; // pcx to processor grant info  
   input       cpx_spc_data_rdy_cx2; // cpx data inflight to sparc  
   input       cpx_spc_data_rdy_cx2; // cpx data inflight to sparc  
   input [145-1:0] cpx_spc_data_cx2;     // cpx to sparc data packet
   input [145-1:0] cpx_spc_data_cx2;     // cpx to sparc data packet
 
 
   input [3:0]  const_cpuid;
   input [3:0]  const_cpuid;
   input [7:0]  const_maskid;           // To ifu of sparc_ifu.v
   input [7:0]  const_maskid;           // To ifu of sparc_ifu.v
Line 2726... Line 2726...
                        .cpx_spc_data_cx2(cpx_spc_data_cx2_buf[145-1:0]), // Templated
                        .cpx_spc_data_cx2(cpx_spc_data_cx2_buf[145-1:0]), // Templated
                        .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2_buf)); // Templated
                        .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2_buf)); // Templated
 
 
 
 
 
 
      sparc_ifu ifu( .wbm_spc_stallreq(wbm_spc_stallreq),
      sparc_ifu ifu(.wbm_spc_stall(wbm_spc_stall),.wbm_spc_resume(wbm_spc_resume),
                 // scan
                 // scan
                 .short_si0              (spc_scanin0),
                 .short_si0              (spc_scanin0),
                 .short_si1              (spc_scanin1),
                 .short_si1              (spc_scanin1),
                 .short_so0              (short_scan0_1),
                 .short_so0              (short_scan0_1),
                 .short_so1              (short_scan1_1),
                 .short_so1              (short_scan1_1),
Line 4860... Line 4860...
 //  `ifdef FPGA_SYN_NO_SPU
 //  `ifdef FPGA_SYN_NO_SPU
 
 
 
 
 
 
 
 
 
 
      sparc_mul_top mul(
      sparc_mul_top mul(
                     .si                (scan1_2),
                     .si                (scan1_2),
                     .so                (scan1_4),
                     .so                (scan1_4),
                     //
                     //
                     .grst_l             (spc_grst_l),
                     .grst_l             (spc_grst_l),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.