OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [rtl/] [busmaster.v] - Diff between revs 28 and 35

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 28 Rev 35
Line 269... Line 269...
                        +{3'h0, mem_ack}
                        +{3'h0, mem_ack}
                        +{3'h0, flash_ack} > 1));
                        +{3'h0, flash_ack} > 1));
`else
`else
        assign  many_ack = 1'b0;
        assign  many_ack = 1'b0;
        assign  many_sel = 1'b0;
        assign  many_sel = 1'b0;
        assign  none_sel =((wb_cyc)&&(wb_stb)&&(io_addr==6'h0));
        assign  none_sel =((wb_cyc)&&(wb_stb)&&(
 
                                (io_addr[5:4]==2'h0)
 
                                &&(~io_addr[0])
 
`ifdef  INCLUDE_RTC
 
                                &&(~io_addr[3])
 
`endif
 
`ifdef  FANCY_ICAP_ACCESS
 
                                &&(~io_addr[2])
 
`endif
 
`ifdef  DBG_SCOPE
 
                                &&(~io_addr[1])
 
`endif
 
                                ));
`endif
`endif
        wire            flash_interrupt, scop_interrupt, tmra_int,
        wire            flash_interrupt, scop_interrupt, tmra_int,
                        rtc_interrupt, gpio_int, pwm_int, keypad_int,button_int;
                        rtc_interrupt, gpio_int, pwm_int, keypad_int,button_int;
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.