URL
https://opencores.org/ocsvn/s6soc/s6soc/trunk
[/] [s6soc/] [trunk/] [rtl/] [cpu/] [memops.v] - Diff between revs 46 and 51
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 46 |
Rev 51 |
| Line 161... |
Line 161... |
end
|
end
|
`endif
|
`endif
|
|
|
initial o_valid = 1'b0;
|
initial o_valid = 1'b0;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
o_valid <= ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))&&(i_wb_ack)&&(~o_wb_we);
|
o_valid <= (!i_rst)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))&&(i_wb_ack)&&(~o_wb_we);
|
initial o_err = 1'b0;
|
initial o_err = 1'b0;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
o_err <= ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))&&(i_wb_err);
|
o_err <= (!i_rst)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))&&(i_wb_err);
|
assign o_busy = (o_wb_cyc_gbl)||(o_wb_cyc_lcl);
|
assign o_busy = (o_wb_cyc_gbl)||(o_wb_cyc_lcl);
|
|
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
if (i_stb)
|
if (i_stb)
|
o_wreg <= i_oreg;
|
o_wreg <= i_oreg;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
