URL
https://opencores.org/ocsvn/s6soc/s6soc/trunk
[/] [s6soc/] [trunk/] [rtl/] [toplevel.v] - Diff between revs 13 and 31
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 13 |
Rev 31 |
| Line 125... |
Line 125... |
wire rx_stb, tx_stb;
|
wire rx_stb, tx_stb;
|
wire [7:0] rx_data, tx_data;
|
wire [7:0] rx_data, tx_data;
|
wire tx_busy;
|
wire tx_busy;
|
wire [29:0] uart_setup;
|
wire [29:0] uart_setup;
|
|
|
|
wire reset_s;
|
|
assign reset_s = 1'b0;
|
|
|
wire rx_break, rx_parity_err, rx_frame_err, rx_ck_uart, tx_break;
|
wire rx_break, rx_parity_err, rx_frame_err, rx_ck_uart, tx_break;
|
assign tx_break = 1'b0;
|
assign tx_break = 1'b0;
|
rxuart rcvuart(clk_s, 1'b0, uart_setup,
|
rxuart rcvuart(clk_s, 1'b0, uart_setup,
|
i_uart, rx_stb, rx_data,
|
i_uart, rx_stb, rx_data,
|
rx_break, rx_parity_err, rx_frame_err, rx_ck_uart);
|
rx_break, rx_parity_err, rx_frame_err, rx_ck_uart);
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
