?rev1line? |
?rev2line? |
|
##############################################################
|
|
#
|
|
# Xilinx Core Generator version 12.2
|
|
# Date: Fri Apr 6 17:04:40 2012
|
|
#
|
|
##############################################################
|
|
#
|
|
# This file contains the customisation parameters for a
|
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
|
# that you do not manually alter this file as it may cause
|
|
# unexpected and unsupported behavior.
|
|
#
|
|
##############################################################
|
|
#
|
|
# BEGIN Project Options
|
|
SET addpads = false
|
|
SET asysymbol = true
|
|
SET busformat = BusFormatAngleBracketNotRipped
|
|
SET createndf = false
|
|
SET designentry = VHDL
|
|
SET device = xc6vlx240t
|
|
SET devicefamily = virtex6
|
|
SET flowvendor = Other
|
|
SET formalverification = false
|
|
SET foundationsym = false
|
|
SET implementationfiletype = Ngc
|
|
SET package = ff1156
|
|
SET removerpms = false
|
|
SET simulationfiles = Behavioral
|
|
SET speedgrade = -1
|
|
SET verilogsim = false
|
|
SET vhdlsim = true
|
|
# END Project Options
|
|
# BEGIN Select
|
|
SELECT Fifo_Generator family Xilinx,_Inc. 6.2
|
|
# END Select
|
|
# BEGIN Parameters
|
|
CSET almost_empty_flag=true
|
|
CSET almost_full_flag=false
|
|
CSET component_name=rx_tx_fifo
|
|
CSET data_count=true
|
|
CSET data_count_width=10
|
|
CSET disable_timing_violations=false
|
|
CSET dout_reset_value=0
|
|
CSET empty_threshold_assert_value=4
|
|
CSET empty_threshold_negate_value=5
|
|
CSET enable_ecc=false
|
|
CSET enable_int_clk=false
|
|
CSET enable_reset_synchronization=true
|
|
CSET fifo_implementation=Common_Clock_Block_RAM
|
|
CSET full_flags_reset_value=0
|
|
CSET full_threshold_assert_value=509
|
|
CSET full_threshold_negate_value=508
|
|
CSET inject_dbit_error=false
|
|
CSET inject_sbit_error=false
|
|
CSET input_data_width=32
|
|
CSET input_depth=512
|
|
CSET output_data_width=32
|
|
CSET output_depth=512
|
|
CSET overflow_flag=false
|
|
CSET overflow_sense=Active_High
|
|
CSET performance_options=First_Word_Fall_Through
|
|
CSET programmable_empty_type=No_Programmable_Empty_Threshold
|
|
CSET programmable_full_type=Single_Programmable_Full_Threshold_Constant
|
|
CSET read_clock_frequency=1
|
|
CSET read_data_count=false
|
|
CSET read_data_count_width=10
|
|
CSET reset_pin=true
|
|
CSET reset_type=Asynchronous_Reset
|
|
CSET underflow_flag=false
|
|
CSET underflow_sense=Active_High
|
|
CSET use_dout_reset=true
|
|
CSET use_embedded_registers=false
|
|
CSET use_extra_logic=true
|
|
CSET valid_flag=false
|
|
CSET valid_sense=Active_High
|
|
CSET write_acknowledge_flag=false
|
|
CSET write_acknowledge_sense=Active_High
|
|
CSET write_clock_frequency=1
|
|
CSET write_data_count=false
|
|
CSET write_data_count_width=10
|
|
# END Parameters
|
|
GENERATE
|
|
# CRC: e7d8a21d
|
