OpenCores
URL https://opencores.org/ocsvn/sdcard_mass_storage_controller/sdcard_mass_storage_controller/trunk

Subversion Repositories sdcard_mass_storage_controller

[/] [sdcard_mass_storage_controller/] [trunk/] [bench/] [sdc_dma/] [verilog/] [wb_slave_behavioral.v] - Diff between revs 81 and 98

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 81 Rev 98
Line 100... Line 100...
//reg     `WB_DATA_TYPE wb_memory [0:16777215]; // WB memory - 24 addresses connected - 2 LSB not used
//reg     `WB_DATA_TYPE wb_memory [0:16777215]; // WB memory - 24 addresses connected - 2 LSB not used
reg     `WB_DATA_TYPE wb_memory [0:1048575]; // WB memory - 20 addresses connected - 2 LSB not used
reg     `WB_DATA_TYPE wb_memory [0:1048575]; // WB memory - 20 addresses connected - 2 LSB not used
reg     `WB_DATA_TYPE mem_wr_data_out;
reg     `WB_DATA_TYPE mem_wr_data_out;
reg     `WB_DATA_TYPE mem_rd_data_in;
reg     `WB_DATA_TYPE mem_rd_data_in;
 
 
 
initial $readmemh("wb_memory.txt",wb_memory);
 
 
 
integer k;
 
initial begin
 
        $display("Contents of Mem after reading data file:");
 
        for (k=0; k<10; k=k+1) $display("%d:%h",k,wb_memory[k]);
 
end
 
 
 
 
 
 
/*------------------------------------------------------------------------------------------------------
/*------------------------------------------------------------------------------------------------------
Maximum values for WAIT and RETRY counters and which response !!!
Maximum values for WAIT and RETRY counters and which response !!!
------------------------------------------------------------------------------------------------------*/
------------------------------------------------------------------------------------------------------*/
reg     [2:0]  a_e_r_resp; // tells with which cycle_termination_signal must wb_slave respond !
reg     [2:0]  a_e_r_resp; // tells with which cycle_termination_signal must wb_slave respond !
reg     [3:0]  wait_cyc;
reg     [3:0]  wait_cyc;
Line 112... Line 122...
// assign registers to default state while in reset
// assign registers to default state while in reset
always@(RST_I)
always@(RST_I)
begin
begin
  if (RST_I)
  if (RST_I)
  begin
  begin
    a_e_r_resp <= 3'b000; // do not respond
    a_e_r_resp <= 3'b100; // do not respond
    wait_cyc   <= 4'b0; // no wait cycles
    wait_cyc   <= 4'b0; // no wait cycles
    max_retry  <= 8'h0; // no retries
    max_retry  <= 8'h0; // no retries
  end
  end
end //reset
end //reset
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.