OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [top/] [sdrc_top.v] - Diff between revs 47 and 55

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 47 Rev 55
Line 104... Line 104...
                    cfg_sdr_twr_d       ,
                    cfg_sdr_twr_d       ,
                    cfg_sdr_rfsh        ,
                    cfg_sdr_rfsh        ,
                    cfg_sdr_rfmax
                    cfg_sdr_rfmax
            );
            );
 
 
parameter      APP_AW   = 30;  // Application Address Width
parameter      APP_AW   = 25;  // Application Address Width
parameter      APP_DW   = 32;  // Application Data Width 
parameter      APP_DW   = 32;  // Application Data Width 
parameter      APP_BW   = 4;   // Application Byte Width
parameter      APP_BW   = 4;   // Application Byte Width
parameter      APP_RW   = 9;   // Application Request Width
parameter      APP_RW   = 9;   // Application Request Width
 
 
parameter      SDR_DW   = 16;  // SDR Data Width 
parameter      SDR_DW   = 16;  // SDR Data Width 
Line 133... Line 133...
input                   wb_rst_i           ;
input                   wb_rst_i           ;
input                   wb_clk_i           ;
input                   wb_clk_i           ;
 
 
input                   wb_stb_i           ;
input                   wb_stb_i           ;
output                  wb_ack_o           ;
output                  wb_ack_o           ;
input [29:0]            wb_addr_i          ;
input [25:0]            wb_addr_i          ;
input                   wb_we_i            ; // 1 - Write, 0 - Read
input                   wb_we_i            ; // 1 - Write, 0 - Read
input [dw-1:0]          wb_dat_i           ;
input [dw-1:0]          wb_dat_i           ;
input [dw/8-1:0]        wb_sel_i           ; // Byte enable
input [dw/8-1:0]        wb_sel_i           ; // Byte enable
output [dw-1:0]         wb_dat_o           ;
output [dw-1:0]         wb_dat_o           ;
input                   wb_cyc_i           ;
input                   wb_cyc_i           ;
Line 174... Line 174...
 
 
//--------------------------------------------
//--------------------------------------------
// SDRAM controller Interface 
// SDRAM controller Interface 
//--------------------------------------------
//--------------------------------------------
wire                  app_req            ; // SDRAM request
wire                  app_req            ; // SDRAM request
wire [29:0]           app_req_addr       ; // SDRAM Request Address
wire [24:0]           app_req_addr       ; // SDRAM Request Address
wire [bl-1:0]         app_req_len        ;
wire [bl-1:0]         app_req_len        ;
wire                  app_req_wr_n       ; // 0 - Write, 1 -> Read
wire                  app_req_wr_n       ; // 0 - Write, 1 -> Read
wire                  app_req_ack        ; // SDRAM request Accepted
wire                  app_req_ack        ; // SDRAM request Accepted
wire                  app_busy_n         ; // 0 -> sdr busy
wire                  app_busy_n         ; // 0 -> sdr busy
wire [dw/8-1:0]       app_wr_en_n        ; // Active low sdr byte-wise write data valid
wire [dw/8-1:0]       app_wr_en_n        ; // Active low sdr byte-wise write data valid

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.