URL
https://opencores.org/ocsvn/sgmii/sgmii/trunk
[/] [sgmii/] [trunk/] [src/] [mSGMII.v] - Diff between revs 5 and 11
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 5 |
Rev 11 |
Line 365... |
Line 365... |
.i_TxForceNegDisp (w_TxForceNegDisp ),
|
.i_TxForceNegDisp (w_TxForceNegDisp ),
|
.o_RunningDisparity (w_CurrentParity));
|
.o_RunningDisparity (w_CurrentParity));
|
|
|
assign o_GMIIClk = w_ClkSys;
|
assign o_GMIIClk = w_ClkSys;
|
|
|
always@(posedge w_ClkSys)
|
always@(posedge w_ClkSys or negedge i_ARstHardware_L )
|
|
if(~i_ARstHardware_L)
|
|
begin
|
|
r7_Cntr <= 7'h0;
|
|
r_MIIClk <= 1'b0;
|
|
end else
|
begin
|
begin
|
if(o2_SGMIISpeed==2'b01)
|
if(o2_SGMIISpeed==2'b01)
|
begin
|
begin
|
if(r7_Cntr==7'h4) r7_Cntr<=7'h0; else r7_Cntr<=r7_Cntr+7'h1;
|
if(r7_Cntr==7'h4) r7_Cntr<=7'h0; else r7_Cntr<=r7_Cntr+7'h1;
|
if(r7_Cntr==7'h4) r_MIIClk<=1'b1; else if(r7_Cntr==7'h1) r_MIIClk<=1'b0;
|
if(r7_Cntr==7'h4) r_MIIClk<=1'b1; else if(r7_Cntr==7'h1) r_MIIClk<=1'b0;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.