URL
https://opencores.org/ocsvn/sgmii/sgmii/trunk
[/] [sgmii/] [trunk/] [src/] [mSyncCtrl.v] - Diff between revs 2 and 13
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 13 |
| Line 185... |
Line 185... |
stSYNC_ACQUIRED_3A : r240_SyncStateName<="stSYNC_ACQUIRED_3A ";
|
stSYNC_ACQUIRED_3A : r240_SyncStateName<="stSYNC_ACQUIRED_3A ";
|
stSYNC_ACQUIRED_4 : r240_SyncStateName<="stSYNC_ACQUIRED_4 ";
|
stSYNC_ACQUIRED_4 : r240_SyncStateName<="stSYNC_ACQUIRED_4 ";
|
stSYNC_ACQUIRED_4A : r240_SyncStateName<="stSYNC_ACQUIRED_4A ";
|
stSYNC_ACQUIRED_4A : r240_SyncStateName<="stSYNC_ACQUIRED_4A ";
|
endcase
|
endcase
|
//synthesis translate_on
|
//synthesis translate_on
|
|
reg [3:0] r7_SlipTmr =0;
|
|
always@(posedge i_Clk or negedge i_ARst_L)
|
|
if(~i_ARst_L)
|
|
r7_SlipTmr <= 7'h0;
|
|
else begin
|
|
|
|
if(r13_State==stLOSS_OF_SYNC) begin
|
|
if(w_IsComma) r7_SlipTmr <= 0;
|
|
else r7_SlipTmr <= r7_SlipTmr+7'h1;
|
|
end
|
|
else r7_SlipTmr <= 0;
|
|
end
|
|
assign o_BitSlip = &r7_SlipTmr[3:0];
|
|
|
endmodule
|
endmodule
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.