OpenCores
URL https://opencores.org/ocsvn/sha256_hash_core/sha256_hash_core/trunk

Subversion Repositories sha256_hash_core

[/] [sha256_hash_core/] [trunk/] [syn/] [sha256/] [iseconfig/] [sha256.projectmgr] - Diff between revs 3 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 10... Line 10...
         /sha256_hash - rtl Z:|Dropbox|develop|fpga|sha_256|trunk|syn|sha256|gv_sha256.vhd
         /sha256_hash - rtl Z:|Dropbox|develop|fpga|sha_256|trunk|syn|sha256|gv_sha256.vhd
         /spi_master_atlys_top - rtl Z:|Dropbox|develop|fpga|sha_256|trunk|syn|sha256|sha256_hash.vhd
         /spi_master_atlys_top - rtl Z:|Dropbox|develop|fpga|sha_256|trunk|syn|sha256|sha256_hash.vhd
         /spi_master_atlys_top - rtl Z:|Dropbox|develop|fpga|sha_256|trunk|syn|sha256|spi_master_atlys_top.vhd
         /spi_master_atlys_top - rtl Z:|Dropbox|develop|fpga|sha_256|trunk|syn|sha256|spi_master_atlys_top.vhd
      
      
      
      
         gv_sha256 - rtl (Z:/Dropbox/develop/fpga/sha256_hash_core/sha256_hash_core/trunk/syn/sha256/gv_sha256.vhd)
         Inst_sha256_hash_core - sha256_hash_core - rtl (Z:/Dropbox/develop/fpga/sha256_hash_core/sha256_hash_core/trunk/syn/sha256/sha256_hash_core.vhd)
      
      
      0
      0
      0
      0
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000381000000020000000000000000000000000200000064ffffffff000000810000000300000002000003810000000100000003000000000000000100000003
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000381000000020000000000000000000000000200000064ffffffff000000810000000300000002000003810000000100000003000000000000000100000003
      true
      true
      gv_sha256 - rtl (Z:/Dropbox/develop/fpga/sha256_hash_core/sha256_hash_core/trunk/syn/sha256/gv_sha256.vhd)
      Inst_sha256_hash_core - sha256_hash_core - rtl (Z:/Dropbox/develop/fpga/sha256_hash_core/sha256_hash_core/trunk/syn/sha256/sha256_hash_core.vhd)
   
   
   
   
      
      
         1
         1
         Design Utilities
         Design Utilities
Line 50... Line 50...
         1
         1
      
      
      
      
      0
      0
      0
      0
      000000ff000000000000000100000000000000000100000000000000000000000000000000000002ad000000010001000100000000000000000000000064ffffffff000000810000000000000001000002ad0000000100000000
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000082000000010001000100000000000000000000000064ffffffff000000810000000000000001000000820000000100000000
      false
      false
      work
      work
   
   
   
   
      
      
         1
         1
         Configure Target Device
         Configure Target Device
         Implement Design
         Implement Design
      
      
      
      
         Synthesize - XST
         
      
      
      0
      0
      0
      0
      000000ff000000000000000100000001000000000000000000000000000000000000000000000003d7000000010000000100000000000000000000000064ffffffff000000810000000000000001000003d70000000100000000
      000000ff000000000000000100000001000000000000000000000000000000000000000000000003bd000000010000000100000000000000000000000064ffffffff000000810000000000000001000003bd0000000100000000
      false
      false
      Synthesize - XST
      
   
   
   000000ff0000000000000002000000d4000000dc01000000050100000002
   000000ff0000000000000002000000d4000000dc01000000050100000002
   Implementation
   Implementation
   
   
      
      
Line 91... Line 91...
      
      
         1
         1
         Design Utilities
         Design Utilities
      
      
      
      
         
         
      
      
      0
      0
      0
      0
      000000ff000000000000000100000001000000000000000000000000000000000000000000000002ad000000010000000100000000000000000000000064ffffffff000000810000000000000001000002ad0000000100000000
      000000ff000000000000000100000001000000000000000000000000000000000000000000000002ad000000010000000100000000000000000000000064ffffffff000000810000000000000001000002ad0000000100000000
      false
      false
      
      
   
   
   
   
      
      
         1
         1
      
      

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.