URL
https://opencores.org/ocsvn/simu_mem/simu_mem/trunk
[/] [simu_mem/] [trunk/] [rtl/] [vhdl/] [ZBT_RAM.vhd] - Diff between revs 5 and 8
Show entire file |
Details |
Blame |
View Log
| Rev 5 |
Rev 8 |
| Line 162... |
Line 162... |
(state = read) OR
|
(state = read) OR
|
(state = dummy_read) OR
|
(state = dummy_read) OR
|
(state = write_abort)) AND (CKE_n = '0')) THEN
|
(state = write_abort)) AND (CKE_n = '0')) THEN
|
A_delayed_2 <= A_delayed_1;
|
A_delayed_2 <= A_delayed_1;
|
ELSIF (ADV_delayed = '1') AND (CKE_n = '0') THEN
|
ELSIF (ADV_delayed = '1') AND (CKE_n = '0') THEN
|
IF (A_delayed_2 MOD (D_width / 9) < D_width / 9 - 1) THEN
|
IF (A_delayed_2 MOD 4 < 3) THEN
|
A_delayed_2 <= A_delayed_2 + 1;
|
A_delayed_2 <= A_delayed_2 + 1;
|
ELSE
|
ELSE
|
A_delayed_2 <= A_delayed_1;
|
A_delayed_2 <= A_delayed_1;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
