| Line 1... |
Line 1... |
|
|
Lattice Place and Route Report for Design "DisplayDriverwDecoder_impl1_map.ncd"
|
Lattice Place and Route Report for Design "DisplayDriverwDecoder_impl1_map.ncd"
|
Tue Jan 17 01:36:43 2017
|
Wed Jan 18 01:08:29 2017
|
|
|
PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
|
PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
|
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF DisplayDriverwDecoder_impl1_map.ncd DisplayDriverwDecoder_impl1.dir/5_1.ncd DisplayDriverwDecoder_impl1.prf
|
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF DisplayDriverwDecoder_impl1_map.ncd DisplayDriverwDecoder_impl1.dir/5_1.ncd DisplayDriverwDecoder_impl1.prf
|
Preference file: DisplayDriverwDecoder_impl1.prf.
|
Preference file: DisplayDriverwDecoder_impl1.prf.
|
Placement level-cost: 5-1.
|
Placement level-cost: 5-1.
|
Routing Iterations: 6
|
Routing Iterations: 6
|
|
|
Loading design for application par from file DisplayDriverwDecoder_impl1_map.ncd.
|
Loading design for application par from file DisplayDriverwDecoder_impl1_map.ncd.
|
Design name: DisplayDriverWrapper
|
Design name: display_driver_wrapper
|
NCD version: 3.3
|
NCD version: 3.3
|
Vendor: LATTICE
|
Vendor: LATTICE
|
Device: LFE5UM5G-45F
|
Device: LFE5UM5G-45F
|
Package: CABGA381
|
Package: CABGA381
|
Performance: 8
|
Performance: 8
|
| Line 22... |
Line 22... |
|
|
|
|
Ignore Preference Error(s): True
|
Ignore Preference Error(s): True
|
Device utilization summary:
|
Device utilization summary:
|
|
|
PIO (prelim) 20/245 8% used
|
PIO (prelim) 19/245 7% used
|
20/203 9% bonded
|
19/203 9% bonded
|
IOLOGIC 1/245 <1% used
|
IOLOGIC 1/245 <1% used
|
|
|
SLICE 65/21924 <1% used
|
SLICE 65/21924 <1% used
|
|
|
GSR 1/1 100% used
|
GSR 1/1 100% used
|
| Line 35... |
Line 35... |
|
|
Number of Signals: 131
|
Number of Signals: 131
|
Number of Connections: 657
|
Number of Connections: 657
|
|
|
Pin Constraint Summary:
|
Pin Constraint Summary:
|
19 out of 19 pins locked (100% locked).
|
18 out of 18 pins locked (100% locked).
|
|
|
The following 1 signal is selected to use the primary clock routing resources:
|
The following 1 signal is selected to use the primary clock routing resources:
|
clk_c (driver: clk, clk/ce/sr load #: 9/0/0)
|
clk_c (driver: clk, clk/ce/sr load #: 9/0/0)
|
|
|
|
|
| Line 95... |
Line 95... |
--------------- End of Clock Report ---------------
|
--------------- End of Clock Report ---------------
|
|
|
|
|
+
|
+
|
I/O Usage Summary (final):
|
I/O Usage Summary (final):
|
20 out of 245 (8.2%) PIO sites used.
|
19 out of 245 (7.8%) PIO sites used.
|
20 out of 203 (9.9%) bonded PIO sites used.
|
19 out of 203 (9.4%) bonded PIO sites used.
|
Number of PIO comps: 19; differential: 1.
|
Number of PIO comps: 18; differential: 1.
|
Number of Vref pins used: 0.
|
Number of Vref pins used: 0.
|
|
|
I/O Bank Usage Summary:
|
I/O Bank Usage Summary:
|
+----------+----------------+------------+------------+------------+
|
+----------+----------------+------------+------------+------------+
|
| I/O Bank | Usage | Bank Vccio | Bank Vref1 | Bank Vref2 |
|
| I/O Bank | Usage | Bank Vccio | Bank Vref1 | Bank Vref2 |
|
+----------+----------------+------------+------------+------------+
|
+----------+----------------+------------+------------+------------+
|
| 0 | 0 / 27 ( 0%) | - | - | - |
|
| 0 | 0 / 27 ( 0%) | - | - | - |
|
| 1 | 0 / 33 ( 0%) | - | - | - |
|
| 1 | 0 / 33 ( 0%) | - | - | - |
|
| 2 | 1 / 32 ( 3%) | 2.5V | - | - |
|
| 2 | 1 / 32 ( 3%) | 2.5V | - | - |
|
| 3 | 14 / 33 ( 42%) | 2.5V | - | - |
|
| 3 | 14 / 33 ( 42%) | 2.5V | - | - |
|
| 6 | 3 / 33 ( 9%) | 2.5V | - | - |
|
| 6 | 2 / 33 ( 6%) | 1.2V | - | - |
|
| 7 | 0 / 32 ( 0%) | - | - | - |
|
| 7 | 0 / 32 ( 0%) | - | - | - |
|
| 8 | 2 / 13 ( 15%) | 2.5V | - | - |
|
| 8 | 2 / 13 ( 15%) | 2.5V | - | - |
|
+----------+----------------+------------+------------+------------+
|
+----------+----------------+------------+------------+------------+
|
|
|
Total placer CPU time: 15 secs
|
Total placer CPU time: 14 secs
|
|
|
Dumping design to file DisplayDriverwDecoder_impl1.dir/5_1.ncd.
|
Dumping design to file DisplayDriverwDecoder_impl1.dir/5_1.ncd.
|
|
|
0 connections routed; 657 unrouted.
|
0 connections routed; 657 unrouted.
|
Starting router resource preassignment
|
Starting router resource preassignment
|
|
|
Completed router resource preassignment. Real time: 23 secs
|
Completed router resource preassignment. Real time: 22 secs
|
|
|
Start NBR router at 01:37:06 01/17/17
|
Start NBR router at 01:08:51 01/18/17
|
|
|
*****************************************************************
|
*****************************************************************
|
Info: NBR allows conflicts(one node used by more than one signal)
|
Info: NBR allows conflicts(one node used by more than one signal)
|
in the earlier iterations. In each iteration, it tries to
|
in the earlier iterations. In each iteration, it tries to
|
solve the conflicts while keeping the critical connections
|
solve the conflicts while keeping the critical connections
|
| Line 137... |
Line 137... |
worst slack and total negative slack may not be the same as
|
worst slack and total negative slack may not be the same as
|
that in TRCE report. You should always run TRCE to verify
|
that in TRCE report. You should always run TRCE to verify
|
your design.
|
your design.
|
*****************************************************************
|
*****************************************************************
|
|
|
Start NBR special constraint process at 01:37:06 01/17/17
|
Start NBR special constraint process at 01:08:52 01/18/17
|
|
|
Start NBR section for initial routing at 01:37:06 01/17/17
|
Start NBR section for initial routing at 01:08:52 01/18/17
|
Level 1, iteration 1
|
Level 1, iteration 1
|
0(0.00%) conflict; 544(82.80%) untouched conns; 8380 (nbr) score;
|
0(0.00%) conflict; 544(82.80%) untouched conns; 8380 (nbr) score;
|
Estimated worst slack/total negative slack: -1.227ns/-8.380ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.227ns/-8.380ns; real time: 23 secs
|
Level 2, iteration 1
|
Level 2, iteration 1
|
0(0.00%) conflict; 542(82.50%) untouched conns; 8800 (nbr) score;
|
0(0.00%) conflict; 542(82.50%) untouched conns; 8800 (nbr) score;
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 23 secs
|
Level 3, iteration 1
|
Level 3, iteration 1
|
0(0.00%) conflict; 523(79.60%) untouched conns; 8800 (nbr) score;
|
0(0.00%) conflict; 523(79.60%) untouched conns; 8800 (nbr) score;
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 23 secs
|
Level 4, iteration 1
|
Level 4, iteration 1
|
5(0.00%) conflicts; 0(0.00%) untouched conn; 8800 (nbr) score;
|
5(0.00%) conflicts; 0(0.00%) untouched conn; 8800 (nbr) score;
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 23 secs
|
|
|
Info: Initial congestion level at 75% usage is 0
|
Info: Initial congestion level at 75% usage is 0
|
Info: Initial congestion area at 75% usage is 0 (0.00%)
|
Info: Initial congestion area at 75% usage is 0 (0.00%)
|
|
|
Start NBR section for normal routing at 01:37:07 01/17/17
|
Start NBR section for normal routing at 01:08:53 01/18/17
|
Level 1, iteration 1
|
Level 1, iteration 1
|
0(0.00%) conflict; 8(1.22%) untouched conns; 8800 (nbr) score;
|
0(0.00%) conflict; 8(1.22%) untouched conns; 8800 (nbr) score;
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Level 2, iteration 1
|
Level 2, iteration 1
|
0(0.00%) conflict; 8(1.22%) untouched conns; 8800 (nbr) score;
|
0(0.00%) conflict; 8(1.22%) untouched conns; 8800 (nbr) score;
|
| Line 170... |
Line 170... |
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Level 4, iteration 1
|
Level 4, iteration 1
|
0(0.00%) conflict; 0(0.00%) untouched conn; 8800 (nbr) score;
|
0(0.00%) conflict; 0(0.00%) untouched conn; 8800 (nbr) score;
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
|
|
Start NBR section for performance tuning (iteration 1) at 01:37:07 01/17/17
|
Start NBR section for performance tuning (iteration 1) at 01:08:53 01/18/17
|
Level 4, iteration 1
|
Level 4, iteration 1
|
0(0.00%) conflict; 0(0.00%) untouched conn; 8800 (nbr) score;
|
0(0.00%) conflict; 0(0.00%) untouched conn; 8800 (nbr) score;
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
|
|
Start NBR section for re-routing at 01:37:07 01/17/17
|
Start NBR section for re-routing at 01:08:53 01/18/17
|
Level 4, iteration 1
|
Level 4, iteration 1
|
0(0.00%) conflict; 0(0.00%) untouched conn; 8800 (nbr) score;
|
0(0.00%) conflict; 0(0.00%) untouched conn; 8800 (nbr) score;
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
Estimated worst slack/total negative slack: -1.238ns/-8.800ns; real time: 24 secs
|
|
|
Start NBR section for post-routing at 01:37:07 01/17/17
|
Start NBR section for post-routing at 01:08:53 01/18/17
|
|
|
End NBR router with 0 unrouted connection
|
End NBR router with 0 unrouted connection
|
|
|
NBR Summary
|
NBR Summary
|
-----------
|
-----------
|
