OpenCores

URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverwDecoder_impl1.dir/] [5_1_par.asd] - Diff between revs 6 and 9

Show entire file | Details | Blame | View Log

Rev 6	Rev 9
Line 30...	Line 30...
`BANK_3_AVAIL = 33;`	`BANK_3_AVAIL = 33;`
`BANK_3_VCCIO = 2.5V;`	`BANK_3_VCCIO = 2.5V;`
`BANK_3_VREF1 = NA;`	`BANK_3_VREF1 = NA;`
`BANK_3_VREF2 = NA;`	`BANK_3_VREF2 = NA;`
`; I/O Bank 6 Usage`	`; I/O Bank 6 Usage`
`BANK_6_USED = 3;`	`BANK_6_USED = 2;`
`BANK_6_AVAIL = 33;`	`BANK_6_AVAIL = 33;`
`BANK_6_VCCIO = 2.5V;`	`BANK_6_VCCIO = 1.2V;`
`BANK_6_VREF1 = NA;`	`BANK_6_VREF1 = NA;`
`BANK_6_VREF2 = NA;`	`BANK_6_VREF2 = NA;`
`; I/O Bank 7 Usage`	`; I/O Bank 7 Usage`
`BANK_7_USED = 0;`	`BANK_7_USED = 0;`
`BANK_7_AVAIL = 32;`	`BANK_7_AVAIL = 32;`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.