OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverwDecoder_impl1_map.cam] - Diff between revs 5 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 5 Rev 6
Line 1... Line 1...
[ START MERGED ]
[ START MERGED ]
 
n_rst_c_i n_rst_c
[ END MERGED ]
[ END MERGED ]
[ START CLIPPED ]
[ START CLIPPED ]
GND
GND
VCC
VCC
rst
symbol_scan_cntr_cry_0_S0[0]
DDwD_Top/ascii_reg[5]
N_1
DDwD_Top/ascii_reg[4]
symbol_scan_cntr_s_0_S1[7]
DDwD_Top/ascii_reg[3]
symbol_scan_cntr_s_0_COUT[7]
DDwD_Top/ascii_reg[2]
 
DDwD_Top/ascii_reg[1]
 
DDwD_Top/ascii_reg[0]
 
DDwD_Top/ascii_reg[7]
 
rst_c
 
DDwD_Top/ascii_reg[6]
 
clk_c
 
clk
 
[ END CLIPPED ]
[ END CLIPPED ]
[ START DESIGN PREFS ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Fri Jan 13 00:54:49 2017
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Tue Jan 17 01:36:39 2017
 
 
SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=2.4 TRANSFR=OFF CONFIG_IOVOLTAGE=2.5 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF CONFIG_MODE=JTAG ;
SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=2.4 TRANSFR=OFF CONFIG_IOVOLTAGE=2.5 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF CONFIG_MODE=JTAG ;
LOCATE COMP "disp_data[0]" SITE "M20" ;
LOCATE COMP "disp_data[0]" SITE "M20" ;
 
LOCATE COMP "clk" SITE "P3" ;
LOCATE COMP "disp_sel" SITE "J1" ;
LOCATE COMP "disp_sel" SITE "J1" ;
LOCATE COMP "disp_data[14]" SITE "U1" ;
LOCATE COMP "disp_data[14]" SITE "U1" ;
LOCATE COMP "disp_data[13]" SITE "R16" ;
LOCATE COMP "disp_data[13]" SITE "R16" ;
LOCATE COMP "disp_data[12]" SITE "P16" ;
LOCATE COMP "disp_data[12]" SITE "P16" ;
LOCATE COMP "disp_data[11]" SITE "N17" ;
LOCATE COMP "disp_data[11]" SITE "N17" ;
Line 35... Line 29...
LOCATE COMP "disp_data[5]" SITE "M18" ;
LOCATE COMP "disp_data[5]" SITE "M18" ;
LOCATE COMP "disp_data[4]" SITE "L17" ;
LOCATE COMP "disp_data[4]" SITE "L17" ;
LOCATE COMP "disp_data[3]" SITE "L16" ;
LOCATE COMP "disp_data[3]" SITE "L16" ;
LOCATE COMP "disp_data[2]" SITE "M19" ;
LOCATE COMP "disp_data[2]" SITE "M19" ;
LOCATE COMP "disp_data[1]" SITE "L18" ;
LOCATE COMP "disp_data[1]" SITE "L18" ;
 
LOCATE COMP "button" SITE "T1" ;
 
LOCATE COMP "n_rst" SITE "K20" ;
SCHEMATIC END ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
[ END DESIGN PREFS ]

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.