| Line 5... |
Line 5... |
body,pre{
font-family:'Courier New', monospace;
color: #000000;
font-size:88%;
background-color: #ffffff;
}
h1 {
font-weight: bold;
margin-top: 24px;
margin-bottom: 10px;
border-bottom: 3px solid #000; font-size: 1em;
}
h2 {
font-weight: bold;
margin-top: 18px;
margin-bottom: 5px;
font-size: 0.90em;
}
h3 {
font-weight: bold;
margin-top: 12px;
margin-bottom: 5px;
font-size: 0.80em;
}
p {
font-size:78%;
}
P.Table {
margin-top: 4px;
margin-bottom: 4px;
margin-right: 4px;
margin-left: 4px;
}
table
{
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
border-collapse: collapse;
}
th {
font-weight:bold;
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
text-align:left;
font-size:78%;
}
td {
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
font-size:78%;
}
a {
color:#013C9A;
text-decoration:none;
}
a:visited {
color:#013C9A;
}
a:hover, a:active {
text-decoration:underline;
color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
font-size: 90%;
font-style: italic;
}
|
body,pre{
font-family:'Courier New', monospace;
color: #000000;
font-size:88%;
background-color: #ffffff;
}
h1 {
font-weight: bold;
margin-top: 24px;
margin-bottom: 10px;
border-bottom: 3px solid #000; font-size: 1em;
}
h2 {
font-weight: bold;
margin-top: 18px;
margin-bottom: 5px;
font-size: 0.90em;
}
h3 {
font-weight: bold;
margin-top: 12px;
margin-bottom: 5px;
font-size: 0.80em;
}
p {
font-size:78%;
}
P.Table {
margin-top: 4px;
margin-bottom: 4px;
margin-right: 4px;
margin-left: 4px;
}
table
{
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
border-collapse: collapse;
}
th {
font-weight:bold;
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
text-align:left;
font-size:78%;
}
td {
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
font-size:78%;
}
a {
color:#013C9A;
text-decoration:none;
}
a:visited {
color:#013C9A;
}
a:hover, a:active {
text-decoration:underline;
color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
font-size: 90%;
font-style: italic;
}
|
-->
|
-->
|
</STYLE>
|
</STYLE>
|
</HEAD>
|
</HEAD>
|
<PRE><A name="Mrp"></A>
|
<PRE><A name="Mrp"></A>
|
Lattice Mapping Report File for Design Module 'DisplayDriverWrapper'
|
Lattice Mapping Report File for Design Module 'display_driver_wrapper'
|
|
|
|
|
|
|
<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>
|
<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>
|
|
|
| Line 23... |
Line 23... |
decoder/Project/Lattice_FPGA_Build/promote.xml
|
decoder/Project/Lattice_FPGA_Build/promote.xml
|
Target Vendor: LATTICE
|
Target Vendor: LATTICE
|
Target Device: LFE5UM5G-45FCABGA381
|
Target Device: LFE5UM5G-45FCABGA381
|
Target Performance: 8
|
Target Performance: 8
|
Mapper: sa5p00g, version: Diamond (64-bit) 3.8.0.115.3
|
Mapper: sa5p00g, version: Diamond (64-bit) 3.8.0.115.3
|
Mapped on: 01/17/17 01:36:37
|
Mapped on: 01/18/17 01:08:21
|
|
|
|
|
<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
|
<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
|
Number of registers: 13 out of 44457 (0%)
|
Number of registers: 13 out of 44457 (0%)
|
PFU registers: 12 out of 43848 (0%)
|
PFU registers: 12 out of 43848 (0%)
|
| Line 39... |
Line 39... |
Number of LUT4s: 127 out of 43848 (0%)
|
Number of LUT4s: 127 out of 43848 (0%)
|
Number used as logic LUTs: 117
|
Number used as logic LUTs: 117
|
Number used as distributed RAM: 0
|
Number used as distributed RAM: 0
|
Number used as ripple logic: 10
|
Number used as ripple logic: 10
|
Number used as shift registers: 0
|
Number used as shift registers: 0
|
Number of PIO sites used: 20 out of 203 (10%)
|
Number of PIO sites used: 19 out of 203 (9%)
|
Number of PIO sites used for single ended IOs: 18
|
Number of PIO sites used for single ended IOs: 17
|
Number of PIO sites used for differential IOs: 2 (represented by 1 PIO
|
Number of PIO sites used for differential IOs: 2 (represented by 1 PIO
|
comps in NCD)
|
comps in NCD)
|
Number of block RAMs: 0 out of 108 (0%)
|
Number of block RAMs: 0 out of 108 (0%)
|
Number of GSRs: 1 out of 1 (100%)
|
Number of GSRs: 1 out of 1 (100%)
|
JTAG used : No
|
JTAG used : No
|
| Line 114... |
Line 114... |
|
|
|
|
<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>
|
<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>
|
|
|
WARNING - map: C:/Projects/single-14-segment-display-driver-w-decoder/Project/La
|
WARNING - map: C:/Projects/single-14-segment-display-driver-w-decoder/Project/La
|
ttice_FPGA_Build/DisplayDriverwDecoder.lpf(21): Semantic error in "USERCODE
|
ttice_FPGA_Build/DisplayDriverwDecoder.lpf(29): Semantic error in "USERCODE
|
ASCII "G.L." ; ": Invalid Ascii char <.>.Invalid Ascii char <.>.. This
|
ASCII "G.L." ; ": Invalid Ascii char <.>.Invalid Ascii char <.>.. This
|
preference has been disabled.
|
preference has been disabled.
|
WARNING - map: Preference parsing results: 1 semantic error detected.
|
WARNING - map: Preference parsing results: 1 semantic error detected.
|
WARNING - map: Using local reset signal 'n_rst_c' to infer global GSR net.
|
WARNING - map: Using local reset signal 'n_rst_c' to infer global GSR net.
|
WARNING - map: There are semantic errors in the preference file C:/Projects/sing
|
WARNING - map: There are semantic errors in the preference file C:/Projects/sing
|
| Line 133... |
Line 133... |
|
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| IO Name | Direction | Levelmode | IO |
|
| IO Name | Direction | Levelmode | IO |
|
| | | IO_TYPE | Register |
|
| | | IO_TYPE | Register |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[0] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[0] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| clk | INPUT | LVDS | |
|
| clk | INPUT | LVDS | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_sel | OUTPUT | LVCMOS25 | |
|
| disp_data_q[14] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[14] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[13] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[13] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[12] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[12] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[11] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[11] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[10] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[10] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[9] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[9] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[8] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[8] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[7] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[7] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[6] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[6] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[5] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[5] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[4] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[4] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[3] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[3] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[2] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| disp_data[2] | OUTPUT | LVCMOS25 | |
|
| disp_data_q[1] | OUTPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
|
| disp_data[1] | OUTPUT | LVCMOS25 | |
|
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| button | INPUT | LVCMOS25 | IN |
|
| button | INPUT | LVCMOS25 | IN |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
| n_rst | INPUT | LVCMOS25 | |
|
| n_rst | INPUT | LVCMOS25 | |
|
+---------------------+-----------+-----------+------------+
|
+---------------------+-----------+-----------+------------+
|
|
|
|
|
|
|
<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>
|
<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>
|
|
|
|
Block GND undriven or does not drive anything - clipped.
|
Signal n_rst_c_i was merged into signal n_rst_c
|
Signal n_rst_c_i was merged into signal n_rst_c
|
Signal GND undriven or does not drive anything - clipped.
|
|
Signal VCC undriven or does not drive anything - clipped.
|
Signal VCC undriven or does not drive anything - clipped.
|
Signal symbol_scan_cntr_cry_0_S0[0] undriven or does not drive anything -
|
Signal symbol_scan_cntr_cry_0_S0[0] undriven or does not drive anything -
|
clipped.
|
clipped.
|
Signal N_1 undriven or does not drive anything - clipped.
|
Signal N_1 undriven or does not drive anything - clipped.
|
Signal symbol_scan_cntr_s_0_S1[7] undriven or does not drive anything - clipped.
|
Signal symbol_scan_cntr_s_0_S1[7] undriven or does not drive anything - clipped.
|
|
|
Signal symbol_scan_cntr_s_0_COUT[7] undriven or does not drive anything -
|
Signal symbol_scan_cntr_s_0_COUT[7] undriven or does not drive anything -
|
|
|
clipped.
|
clipped.
|
Block n_rst_pad_RNIQVTF was optimized away.
|
Block n_rst_pad_RNIQVTF was optimized away.
|
Block GND was optimized away.
|
|
Block VCC was optimized away.
|
Block VCC was optimized away.
|
|
|
|
|
|
|
<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>
|
<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>
|
| Line 236... |
Line 233... |
|
|
<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
|
<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
|
-------------------------
|
-------------------------
|
|
|
Total CPU Time: 1 secs
|
Total CPU Time: 1 secs
|
Total REAL Time: 2 secs
|
Total REAL Time: 3 secs
|
Peak Memory Usage: 152 MB
|
Peak Memory Usage: 152 MB
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
