| Line 1... |
Line 1... |
# Synopsys Constraint Checker(syntax only), version maplat, Build 1498R, built Jul 5 2016
|
# Synopsys Constraint Checker(syntax only), version maplat, Build 1498R, built Jul 5 2016
|
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
|
|
# Written on Sun Jan 08 00:49:34 2017
|
# Written on Tue Jan 17 01:29:38 2017
|
|
|
|
|
##### DESIGN INFO #######################################################
|
##### DESIGN INFO #######################################################
|
|
|
Top View: "DisplayDriverWrapper"
|
Top View: "DisplayDriverWrapper"
|
| Line 21... |
Line 21... |
Clock Summary
|
Clock Summary
|
*************
|
*************
|
|
|
Start Requested Requested Clock Clock Clock
|
Start Requested Requested Clock Clock Clock
|
Clock Frequency Period Type Group Load
|
Clock Frequency Period Type Group Load
|
-----------------------------------------------------------------------------------------------------
|
---------------------------------------------------------------------------------------------------------------------------------------------------------
|
DisplayDriverWrapper|clk 1.0 MHz 1000.000 inferred Autoconstr_clkgroup_0 8
|
DisplayDriverWrapper|bttn_state_derived_clock 1.0 MHz 1000.000 derived (from DisplayDriverWrapper|clk) Autoconstr_clkgroup_0 8
|
=====================================================================================================
|
DisplayDriverWrapper|clk 1.0 MHz 1000.000 inferred Autoconstr_clkgroup_0 5
|
|
=========================================================================================================================================================
|
