OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [run_options.txt] - Diff between revs 6 and 9

Show entire file | Details | Blame | View Log

Rev 6 Rev 9
Line 2... Line 2...
#--  Version L-2016.03L-1
#--  Version L-2016.03L-1
#--  Project file C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\run_options.txt
#--  Project file C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\run_options.txt
 
 
#project files
#project files
add_file -vhdl -lib work "C:/lscc/diamond/3.8_x64/cae_library/synthesis/vhdl/ecp5um.vhd"
add_file -vhdl -lib work "C:/lscc/diamond/3.8_x64/cae_library/synthesis/vhdl/ecp5um.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/DisplayDriverwDecoder_Top.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/Decoding_Table/ROM_ASCII_Decoder/decoder_table_dist_rom_impl/decoder_table_dist_rom/decoder_table_dist_rom.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/DisplayDriverWrapper.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/ascii_decoder.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/ASCIIDecoder.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/display_driver_w_decoder.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/Decoding_Table/ROM_ASCII_Decoder/DistRomAsciiDecoder/DistRomAsciiDecoder/DistRomAsciiDecoder.vhd"
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/display_driver_wrapper.vhd"
 
 
 
 
 
 
#implementation: "impl1"
#implementation: "impl1"
impl -add impl1 -type fpga
impl -add impl1 -type fpga
 
 
#
#
#implementation attributes
#implementation attributes
 
 
set_option -vlog_std sysv
set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -project_relative_includes 1
 
 
#device options
#device options
set_option -technology ECP5UM5G
set_option -technology ECP5UM5G
set_option -part LFE5UM5G_45F
set_option -part LFE5UM5G_45F
set_option -package BG381C
set_option -package BG381C
set_option -speed_grade -8
set_option -speed_grade -8
set_option -part_companion ""
set_option -part_companion ""
 
 
#compilation/mapping options
#compilation/mapping options
 
set_option -top_module "display_driver_wrapper"
 
 
# hdl_compiler_options
# hdl_compiler_options
set_option -distributed_compile 0
set_option -distributed_compile 0
 
 
# mapper_without_write_options
# mapper_without_write_options
Line 39... Line 40...
# mapper_options
# mapper_options
set_option -write_verilog 0
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -write_vhdl 0
 
 
# Lattice XP
# Lattice XP
set_option -maxfan 100
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -retiming 0
set_option -pipe 1
set_option -pipe 1
set_option -forcegsr no
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1
set_option -Write_declared_clocks_only 1
Line 68... Line 69...
 
 
#automatic place and route (vendor) options
#automatic place and route (vendor) options
set_option -write_apr_constraint 1
set_option -write_apr_constraint 1
 
 
#set result format/file last
#set result format/file last
project -result_file "./impl1.edi"
project -result_file "./DisplayDriverwDecoder_impl1.edi"
 
 
 
#set log file
 
set_option log_file "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/impl1/DisplayDriverwDecoder_impl1.srf"
impl -active "impl1"
impl -active "impl1"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.