URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [synlog/] [report/] [DisplayDriverwDecoder_impl1_fpga_mapper_warnings.txt] - Diff between revs 6 and 9

Rev 6 Rev 9

Line 1... Line 1...

Rev 6	Rev 9
Line 1...	Line 1...
`@W: MT420 \|Found inferred clock DisplayDriverWrapper\|button with period 2.25ns. Please declare a user-defined clock on object "p:button"`	`@W: MT420 \|Found inferred clock display_driver_wrapper\|clk with period 2.30ns. Please declare a user-defined clock on object "p:clk"`
`@W: MT420 \|Found inferred clock display_driver_wrapper\|clk with period 2.30ns. Please declare a user-defined clock on object "p:clk"`	`@W: MT420 \|Found inferred clock display_driver_wrapper\|clk with period 2.30ns. Please declare a user-defined clock on object "p:clk"`

@W: MT420 |Found inferred clock DisplayDriverWrapper|button with period 2.25ns. Please declare a user-defined clock on object "p:button"

@W: MT420 |Found inferred clock display_driver_wrapper|clk with period 2.30ns. Please declare a user-defined clock on object "p:clk"

@W: MT420 |Found inferred clock display_driver_wrapper|clk with period 2.30ns. Please declare a user-defined clock on object "p:clk"

@W: MT420 |Found inferred clock display_driver_wrapper|clk with period 2.30ns. Please declare a user-defined clock on object "p:clk"