OpenCores
URL https://opencores.org/ocsvn/single_port/single_port/trunk

Subversion Repositories single_port

[/] [single_port/] [trunk/] [VHDL/] [single_port_pkg.vhd] - Diff between revs 7 and 8

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 8
Line 45... Line 45...
----------------------------------------------------------------------
----------------------------------------------------------------------
--
--
-- CVS Revision History
-- CVS Revision History
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.3  2005/10/25 18:26:52  mgeng
 
-- PAGENUM constant removed because the address bus width provides this information
 
--
-- Revision 1.2  2005/10/12 19:39:27  mgeng
-- Revision 1.2  2005/10/12 19:39:27  mgeng
-- Buses unconstrained, LGPL header added
-- Buses unconstrained, LGPL header added
--
--
-- Revision 1.1.1.1  2003/01/14 21:48:11  rpaley_yid
-- Revision 1.1.1.1  2003/01/14 21:48:11  rpaley_yid
-- initial checkin 
-- initial checkin 
Line 62... Line 65...
LIBRARY IEEE;
LIBRARY IEEE;
  USE IEEE.STD_LOGIC_1164.ALL;
  USE IEEE.STD_LOGIC_1164.ALL;
  USE IEEE.NUMERIC_STD.ALL;
  USE IEEE.NUMERIC_STD.ALL;
 
 
  PACKAGE single_port_pkg IS
  PACKAGE single_port_pkg IS
    CONSTANT PAGEDEPTH : INTEGER := 256; -- memory page depth
 
    -- Address bus type for internal memory
    -- Address bus type for internal memory
    SUBTYPE addr_typ IS NATURAL;
    SUBTYPE addr_typ IS NATURAL;
    -- Operations testbench can do.
    -- Operations testbench can do.
    TYPE do_typ IS ( init , read , write , dealloc , end_test );
    TYPE do_typ IS ( init , read , write , dealloc , end_test );
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.