OpenCores

URL https://opencores.org/ocsvn/smii/smii/trunk

Subversion Repositories smii

[/] [smii/] [trunk/] [rtl/] [verilog/] [smii_module_inst_2.v] - Diff between revs 3 and 7

Show entire file | Details | Blame | View Log

Rev 3	Rev 7
Line 27...	Line 27...
`.sync(sync),`	`.sync(sync),`
`.state(state),`	`.state(state),`
`.clk(eth_clk),`	`.clk(eth_clk),`
`.rst(wb_rst)`	`.rst(wb_rst)`
`);`	`);`
`obufdff obufdff_sync3`
`(`
`.d(sync),`
`.pad(sync_pad_o[3]),`
`.clk(eth_clk),`
`.rst(wb_rst)`
`);`
`eth_top eth_top1`	`eth_top eth_top1`
`(`	`(`
`.wb_clk_i(wb_clk),`	`.wb_clk_i(wb_clk),`
`.wb_rst_i(wb_rst),`	`.wb_rst_i(wb_rst),`
`.wb_dat_i(wbs_eth1_cfg_dat_i),`	`.wb_dat_i(wbs_eth1_cfg_dat_i),`
Line 104...	Line 97...
`.mcrs(m1crs),`	`.mcrs(m1crs),`
`.state(state),`	`.state(state),`
`.clk(eth_clk),`	`.clk(eth_clk),`
`.rst(wb_rst)`	`.rst(wb_rst)`
`);`	`);`
	`obufdff obufdff_sync1`
	`(`
	`.d(sync),`
	`.pad(eth_sync_pad_o[1]),`
	`.clk(eth_clk),`
	`.rst(wb_rst)`
	`);`
`obufdff obufdff_tx1`	`obufdff obufdff_tx1`
`(`	`(`
`.d(tx[1]),`	`.d(tx[1]),`
`.pad(eth_tx_pad_o[1]),`	`.pad(eth_tx_pad_o[1]),`
`.clk(eth_clk),`	`.clk(eth_clk),`
Line 188...	Line 188...
`.mcrs(m2crs),`	`.mcrs(m2crs),`
`.state(state),`	`.state(state),`
`.clk(eth_clk),`	`.clk(eth_clk),`
`.rst(wb_rst)`	`.rst(wb_rst)`
`);`	`);`
	`obufdff obufdff_sync2`
	`(`
	`.d(sync),`
	`.pad(eth_sync_pad_o[2]),`
	`.clk(eth_clk),`
	`.rst(wb_rst)`
	`);`
`obufdff obufdff_tx2`	`obufdff obufdff_tx2`
`(`	`(`
`.d(tx[2]),`	`.d(tx[2]),`
`.pad(eth_tx_pad_o[2]),`	`.pad(eth_tx_pad_o[2]),`
`.clk(eth_clk),`	`.clk(eth_clk),`

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.