OpenCores

URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [rtl/] [xml/] [T6502_def.design.xml] - Diff between revs 131 and 133

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131	Rev 133
Line 690...	Line 690...



`micro_bus`	`micro_bus`


	`CPU_ADD`
	`SPLIT_CH0_BITS`
	`SPLIT_CH0_MATCH`
	`SPLIT_CH1_BITS`
	`SPLIT_CH1_MATCH`
	`SPLIT_CH2_BITS`
	`SPLIT_CH2_MATCH`
	`SPLIT_CH3_BITS`
	`SPLIT_CH3_MATCH`
	`SPLIT_CH4_BITS`
	`SPLIT_CH4_MATCH`
	`SPLIT_CH5_BITS`
	`SPLIT_CH5_MATCH`







`boot_rom`	`boot_rom`


`16`	`BOOT_ROM_WIDTH`
`ROM_ADD`	`ROM_ADD`
`ROM_WORDS`	`ROM_WORDS`
`16'hffff`	`ROM_DEFAULT`
	`ROM_WRITETHRU`







`sh_prog_rom`	`sh_prog_rom`


`16`	`BOOT_ROM_WIDTH`
`PROG_ROM_ADD`	`PROG_ROM_ADD`
`PROG_ROM_WORDS`	`PROG_ROM_WORDS`
`16'hffff`	`ROM_DEFAULT`
	`ROM_WRITETHRU`








`data_sram`	`data_sram`


`RAM_ADD`	`RAM_ADD`
`RAM_WORDS`	`RAM_WORDS`
`16'hffff`	`ROM_DEFAULT`










`8`
`7`
`128`
`8'hff`








`ctrl`	`ctrl`


`VEC_TABLE`	`VEC_TABLE`
Line 770...	Line 766...



`jtag_sync`	`jtag_sync`


`JTAG_SEL`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.