OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [testbenches/] [xml/] [T6502_def_vtb.xml] - Diff between revs 133 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 133 Rev 134
Line 51... Line 51...
  none
  none
  common
  common
  ./tools/verilog/gen_verilog
  ./tools/verilog/gen_verilog
  
  
    
    
      top
 
    
 
    
 
      configuration
 
      default
 
    
 
    
 
      destination
      destination
      tb.vtb
      tb.vtb
    
    
    
 
      dest_dir
 
      ../verilog
 
    
 
  
  
 
 
 
 
 
 
 
 
Line 98... Line 87...
 
 
              
              
 
 
 
 
 
 
              
 
              Sram
 
              
 
                                   spirit:library="Mos6502"
 
                                   spirit:name="T6502"
 
                                   spirit:version="sram.design"/>
 
              
 
 
 
 
 
 
 
              
              
              verilator
              verilator
              
              

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.