OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [sim/] [testbenches/] [xml/] [cpu_def_tb.xml] - Diff between revs 133 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 133 Rev 134
Line 49... Line 49... 
  none
 
  none
 
  common
 
  common
 
  ./tools/verilog/gen_verilog
 
  ./tools/verilog/gen_verilog
 
    
    
    
    
      configuration
 
 
 
      default
 
 
 
    
 
 
    
 
 
      destination
 
      destination
 
      tb.tb
 
      cpu_def_tb
 
    
 
 
    
 
 
      dest_dir
 
 
 
      ../verilog
 
 
 
    
 
 
    
 
 
      top
 
 
 
    
    
  
  
 
 
 
 
 
 
 
 
 
 
 
Line 207... Line 196... 
 
 
 
 
 
 
 
 
 
 
 
 
      
      
        
        
        ../verilog/common/tb.tb
 
        ../verilog/common/cpu_def_tb
 
        verilogSourcemodule
 
        verilogSourcemodule
 
      
      
 
 
 
 
 
 
 
 
 
 
 
Line 224... Line 213... 
 
 
 
 
 
 
 
 
 
 
 
 
      
      
        
        
        ../verilog/common/tb.tb
 
        ../verilog/common/cpu_def_tb
 
        verilogSourcemodule
 
        verilogSourcemodule
 
      
      
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.