OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [icarus/] [io_irq_2/] [wave.sav] - Diff between revs 131 and 133

Show entire file | Details | Blame | View Log

Rev 131 Rev 133
Line 1... Line 1...
[*]
[*]
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
[*] Wed Sep 11 18:30:05 2013
[*] Tue Apr 14 16:52:12 2015
[*]
[*]
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/TestBench.vcd"
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/TestBench.vcd"
[dumpfile_mtime] "Wed Sep 11 18:28:31 2013"
[dumpfile_mtime] "Tue Apr 14 16:27:54 2015"
[dumpfile_size] 36633062
[dumpfile_size] 38324599
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/wave.sav"
[savefile] "/home/johne/Desktop/socgen/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/wave.sav"
[timestart] 125040000
[timestart] 100500000
[size] 1613 999
[size] 1613 999
[pos] 49 0
[pos] 49 0
*-23.000000 145600000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
*-26.000000 265000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TB.
[treeopen] TB.
[treeopen] TB.test.
[treeopen] TB.test.
[treeopen] TB.test.dut.
[treeopen] TB.test.dut.
[treeopen] TB.test.dut.core.
[treeopen] TB.test.dut.core.
[treeopen] TB.test.dut.core.T6502.
[treeopen] TB.test.dut.core.T6502.
[treeopen] TB.test.dut.core.T6502.adv_dbg.
[treeopen] TB.test.dut.core.T6502.adv_dbg.
 
[treeopen] TB.test.dut.core.T6502.cpu.
[treeopen] TB.test.dut.jtag_tap.
[treeopen] TB.test.dut.jtag_tap.
[treeopen] TB.test.jtag_model.
[treeopen] TB.test.jtag_model.
[sst_width] 385
[sst_width] 385
[signals_width] 214
[signals_width] 214
[sst_expanded] 1
[sst_expanded] 1
[sst_vpaned_height] 366
[sst_vpaned_height] 562
@28
@28
TB.test.cg.clk
TB.test.cg.clk
TB.test.cg.reset
TB.test.cg.reset
TB.test.TXD
TB.test.TXD
TB.test.RXD
TB.test.RXD
Line 49... Line 50...
@28
@28
TB.test.dut.jtag_tap.trst_n_pad_in
TB.test.dut.jtag_tap.trst_n_pad_in
TB.test.dut.jtag_tap.tdi_pad_in
TB.test.dut.jtag_tap.tdi_pad_in
TB.test.dut.jtag_tap.tclk_pad_in
TB.test.dut.jtag_tap.tclk_pad_in
TB.test.dut.jtag_tap.test_logic_reset_o
TB.test.dut.jtag_tap.test_logic_reset_o
TB.test.dut.core.user2_reg.select
 
TB.test.dut.core.user2_reg.tdo
 
TB.test.dut.core.T6502.adv_dbg.debug_select_i
TB.test.dut.core.T6502.adv_dbg.debug_select_i
@22
@22
TB.test.dut.core.T6502.adv_dbg.input_shift_reg[52:0]
TB.test.dut.core.T6502.adv_dbg.input_shift_reg[52:0]
TB.test.dut.core.T6502.adv_dbg.module_selects[3:0]
TB.test.dut.core.T6502.adv_dbg.module_selects[3:0]
@28
@28
Line 68... Line 67...
TB.test.dut.core.T6502.adv_dbg.wb_clk_i
TB.test.dut.core.T6502.adv_dbg.wb_clk_i
@22
@22
TB.test.dut.core.T6502.adv_dbg.wb_jsp_dat_i[7:0]
TB.test.dut.core.T6502.adv_dbg.wb_jsp_dat_i[7:0]
@28
@28
TB.test.dut.core.T6502.adv_dbg.wb_jsp_stb_i
TB.test.dut.core.T6502.adv_dbg.wb_jsp_stb_i
@23
@22
TB.test.dut.core.T6502.adv_dbg.jsp_data_out[7:0]
TB.test.dut.core.T6502.adv_dbg.jsp_data_out[7:0]
 
TB.test.dut.core.sw_pad_in[7:0]
 
TB.test.dut.core.led_pad_out[7:0]
 
@28
 
TB.test.dut.jtag_tap.aux_tdo_i
 
TB.test.dut.jtag_tap.aux_select_o
 
@22
 
TB.test.display_model.segment0[3:0]
 
TB.test.display_model.segment1[3:0]
 
TB.test.display_model.segment2[3:0]
 
TB.test.display_model.segment3[3:0]
 
TB.test.dut.core.T6502.cpu.vec_int[7:0]
 
@29
 
TB.test.dut.core.T6502.cpu.nmi
[pattern_trace] 1
[pattern_trace] 1
[pattern_trace] 0
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.