OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_module/] [rtl/] [xml/] [io_module_def.xml] - Diff between revs 131 and 133

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131 Rev 133
Line 84... Line 84... 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  elab_verilog
 
 
 
  102.1
 
 
 
  none
 
 
 
  :*Simulation:*
 
 
 
  ./tools/verilog/elab_verilog
 
 
 
    
 
 
    
 
 
      configuration
 
 
 
      default
 
 
 
    
 
 
    
 
 
      dest_dir
 
 
 
      io_ports
 
 
 
    
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  gen_registers
 
  gen_registers
 
  103.0
 
  102.1
 
  common
 
  common
 
  none
 
  none
 
  ./tools/regtool/gen_registers
 
  ./tools/regtool/gen_registers
Line 265... Line 284... 
 
 
 
 
      
      
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
UART_PRESCALE5'b01100
 
 
 
UART_PRE_SIZE5
 
 
 
UART_DIV0
 
 
 
BASE_WIDTH8
 
 
 
ADDR_WIDTH16
 
 
 
NMI_MODE8'h00
 
 
 
IRQ_MODE8'h00
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.