OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_module/] [sim/] [testbenches/] [xml/] [io_module_def_tb.xml] - Diff between revs 131 and 133

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131 Rev 133
Line 1... Line 1...
 
 
 
 
//                                                                        //
//                                                                        //
// Author : John Eaton  Ouabache Designworks                              //
// Author : John Eaton  Ouabache Designworks                              //
//                                                                        //
//                                                                        //
//   Copyright (C) 2010 Authors and OPENCORES.ORG                         //
//   Copyright (C) 2010 Authors and OPENCORES.ORG                         //
Line 43... Line 43...
 
 
 
 
 
 
 
 
  elab_verilog
  elab_verilog
  103.0
  102.1
  none
  none
  :*Simulation:*
  :*Simulation:*
  ./tools/verilog/elab_verilog
  ./tools/verilog/elab_verilog
 
 
 
 
 
 
  trace_bus
 
  103.0
 
  none
 
  :*Simulation:*
 
  ./tools/verilog/trace_bus
 
    
    
    
    
      path
      configuration
      root.dut
      default
    
    
    
    
      bus_name
      dest_dir
      reg_mb
      io_ports
    
    
  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  gen_verilog
  gen_verilog
  104.0
  104.0
  none
  none
  common
  common
  ./tools/verilog/gen_verilog
  ./tools/verilog/gen_verilog
    
    
    
    
 
      configuration
 
      default
 
    
 
    
      destination
      destination
      top.tb
      top.tb
    
    
    
    
      dest_dir
      dest_dir

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.