| Line 11... |
Line 11... |
<meta name="Info 4" content="">
|
<meta name="Info 4" content="">
|
<meta name="date" content="2008-01-08T12:01:41-0500">
|
<meta name="date" content="2008-01-08T12:01:41-0500">
|
<meta name="robots" content="index,follow">
|
<meta name="robots" content="index,follow">
|
</head>
|
</head>
|
<body dir="ltr" lang="en-US">
|
<body dir="ltr" lang="en-US">
|
<h1><a name="Datasheet"></a>SOCGEN Datasheet:<br>
|
<h1><a name="micro_bus_def"></a>SOCGEN Datasheet:<br>
|
</h1>
|
</h1>
|
<div id="toc__inside" dir="ltr">
|
<div id="toc__inside" dir="ltr">
|
<ul>
|
<ul>
|
<li>
|
<li>
|
<ul>
|
<p style="margin-bottom: 0in;"><a href="#micro_bus_def">micro_bus_def<br>
|
|
</a></p>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<li>
|
|
<p><a href="../src/micro_bus_def.v">SourceCode <br>
|
|
</a></p>
|
|
</li>
|
|
<li>
|
|
<p style="margin-bottom: 0in;"><a href="#Parameters">Parameters<br>
|
|
</a></p>
|
|
</li>
|
<li>
|
<li>
|
<p style="margin-bottom: 0in;"><a href="#Description">Description<br>
|
<p style="margin-bottom: 0in;"><a href="#Interface">Interface<br>
|
</a></p>
|
</a></p>
|
</li>
|
</li>
|
<li>
|
<li>
|
<p style="margin-bottom: 0in;"><a href="#TheoryofOperation">Theory of Operation<br>
|
<p style="margin-bottom: 0in;"><a href="#Children">Children<br>
|
|
</a></p>
|
|
</li>
|
|
<li>
|
|
<p><a href="../../html/micro_bus_def.html#TheoryofOperation">Theory of Operation<br>
|
</a></p>
|
</a></p>
|
</li>
|
</li>
|
</ul>
|
</ul>
|
</li>
|
</li>
|
</ul>
|
</ul>
|
</div>
|
</div>
|
|
<img style="width: 662.25px; height: 902px;" alt="" src="../png/micro_bus_def_sym.png"><br>
|
|
<b><br>
|
|
<h2><b><a name="Parameters"></a>Parameters<br></b></h2>
|
|
<b><br>
|
|
<br>
|
|
</b>
|
|
<table style="text-align: left; width: 640px; height: 120px;" border="8" cellpadding="4" cellspacing="4">
|
|
<tbody>
|
|
<tr>
|
|
<td style="vertical-align: top;">Name<br> </td>
|
|
<td style="vertical-align: top;">default <br> </td>
|
|
<td style="vertical-align: top;">Description<br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ADD<br> </td>
|
|
<td style="vertical-align: top;">16<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH0_BITS<br> </td>
|
|
<td style="vertical-align: top;">4<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH0_MATCH<br> </td>
|
|
<td style="vertical-align: top;">4'h0<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH1_BITS<br> </td>
|
|
<td style="vertical-align: top;">4<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH1_MATCH<br> </td>
|
|
<td style="vertical-align: top;">4'h0<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH2_BITS<br> </td>
|
|
<td style="vertical-align: top;">4<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH2_MATCH<br> </td>
|
|
<td style="vertical-align: top;">4'h0<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH3_BITS<br> </td>
|
|
<td style="vertical-align: top;">4<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH3_MATCH<br> </td>
|
|
<td style="vertical-align: top;">4'h0<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH4_BITS<br> </td>
|
|
<td style="vertical-align: top;">4<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH4_MATCH<br> </td>
|
|
<td style="vertical-align: top;">4'h0<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH5_BITS<br> </td>
|
|
<td style="vertical-align: top;">4<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">CH5_MATCH<br> </td>
|
|
<td style="vertical-align: top;">4'h0<br> </td>
|
|
<td style="vertical-align: top;"><br></td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
<p><b><b><br>
|
|
</b></b></p>
|
|
<p><br>
|
|
</p>
|
|
<p><b><b><br>
|
|
</b></b></p>
|
|
<p><b><b><br>
|
|
<br>
|
|
</b></b></p>
|
|
<h2><b><b><a name="Interface"></a>Interface</b><b> <br>
|
|
</b></b></h2>
|
|
<p style="margin-bottom: 0in;"></p>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<table style="text-align: left; width: 640px; height: 120px;" border="8"
|
|
cellpadding="4" cellspacing="4">
|
|
<tbody>
|
|
<tr>
|
|
<td style="vertical-align: top;">NAME<br> </td>
|
|
<td style="vertical-align: top;">Type<br> </td>
|
|
<td style="vertical-align: top;">Description<br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">clk<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ext_mem_wait<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">io_reg_wait<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">rd_in<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">reset<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">wr_in<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">addr_in[15:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">data_rdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ext_mem_rdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">io_reg_rdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">mem_rdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">mem_wait[1:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">prog_rom_mem_rdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">sh_prog_rom_mem_rdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">wdata_in[7:0]<br> </td>
|
|
<td style="vertical-align: top;">input<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">data_cs<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">data_rd<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">data_wr<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">enable<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ext_mem_cs<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ext_mem_rd<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ext_mem_wr<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">io_reg_cs<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">io_reg_rd<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">io_reg_wr<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">mem_cs<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">mem_rd<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">mem_wr<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">prog_rom_mem_cs<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">prog_rom_mem_rd<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">prog_rom_mem_wr<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">sh_prog_rom_mem_cs<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">sh_prog_rom_mem_rd<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">sh_prog_rom_mem_wr<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">data_addr[11:1]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">data_be[1:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">data_wdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ext_mem_addr[13:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">ext_mem_wdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">io_reg_addr[7:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">io_reg_wdata[7:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">mem_addr[15:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">mem_wdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">prog_rom_mem_addr[11:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">prog_rom_mem_wdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">rdata_out[15:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">sh_prog_rom_mem_addr[11:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
<tr>
|
|
<td style="vertical-align: top;">sh_prog_rom_mem_wdata[15:0]<br> </td>
|
|
<td style="vertical-align: top;">output<br> </td>
|
|
<td style="vertical-align: top;"><br> </td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
<p><b><b><br>
|
|
</b></b></p>
|
|
<h2><b><a name="Children"></a>Children<br></b></h2>
|
|
<b><br>
|
|
</b>
|
|
<table style="text-align: left; width: 640px; height: 120px;" border="8" cellpadding="4" cellspacing="4">
|
|
<tbody>
|
|
<tr>
|
|
<td style="vertical-align: top;">Instance<br> </td>
|
|
<td style="vertical-align: top;">Vendor<br> </td>
|
|
<td style="vertical-align: top;">Library<br></td>
|
|
<td style="vertical-align: top;">Component<br></td>
|
|
<td style="vertical-align: top;">Version<br></td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
<p><b><b><br>
|
|
</b></b></p>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<img style="width: 662.25px; height: 902px;" alt="" src="../png/micro_bus_def_sch.png"><br>
|
<br>
|
<b><br>
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<h2><b><a name="Description"></a>Description</b></h2>
|
|
Add description of what the module does<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<h2><b><a name="TheoryofOperation"></a>Theory of Operation<br></b></h2>
|
|
Add description of how it works<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
<br>
|
