OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [disp_io/] [sim/] [icarus/] [default/] [wave.sav] - Diff between revs 131 and 133

Show entire file | Details | Blame | View Log

Rev 131 Rev 133
Line 1... Line 1...
[*]
[*]
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
[*] Mon Jul  8 22:02:21 2013
[*] Tue Apr 14 16:49:53 2015
[*]
[*]
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__logic/ip/disp_io/sim/icarus/default/TestBench.vcd"
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__logic/ip/disp_io/sim/icarus/default/TestBench.vcd"
[dumpfile_mtime] "Mon Jul  8 17:34:58 2013"
[dumpfile_mtime] "Tue Apr 14 16:48:51 2015"
[dumpfile_size] 3241169
[dumpfile_size] 157661
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/logic/ip/disp_io/sim/icarus/default/wave.sav"
[savefile] "/home/johne/Desktop/socgen/Projects/opencores.org/logic/ip/disp_io/sim/icarus/default/wave.sav"
[timestart] 25000
[timestart] 0
[size] 1613 999
[size] 1613 999
[pos] -1 -1
[pos] -1 -1
*-16.000000 220000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
*-17.000000 35900 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TB.
[treeopen] TB.
 
[treeopen] TB.test.
[sst_width] 223
[sst_width] 223
[signals_width] 166
[signals_width] 166
[sst_expanded] 1
[sst_expanded] 1
[sst_vpaned_height] 300
[sst_vpaned_height] 300
@28
@28
Line 25... Line 26...
@22
@22
TB.test.R_PosD[15:0]
TB.test.R_PosD[15:0]
TB.test.R_PosL[7:0]
TB.test.R_PosL[7:0]
TB.test.R_btn_pad_in[3:0]
TB.test.R_btn_pad_in[3:0]
TB.test.R_sw_pad_in[7:0]
TB.test.R_sw_pad_in[7:0]
@23
 
TB.test.led_pad_out[7:0]
TB.test.led_pad_out[7:0]
 
TB.test.an_pad_out[3:0]
 
@28
 
TB.test.dp_pad_out
 
@22
 
TB.test.led_pad_out[7:0]
 
TB.test.seg_pad_out[6:0]
 
TB.test.sw_pad_in[7:0]
 
TB.test.btn_pad_in[3:0]
 
TB.test.display_model.segment0[3:0]
 
TB.test.display_model.segment1[3:0]
 
TB.test.display_model.segment2[3:0]
 
TB.test.display_model.segment3[3:0]
 
@800022
 
TB.test.display_model.an[3:0]
 
@28
 
(0)TB.test.display_model.an[3:0]
 
(1)TB.test.display_model.an[3:0]
 
(2)TB.test.display_model.an[3:0]
 
(3)TB.test.display_model.an[3:0]
 
@1001200
 
-group_end
 
@22
 
TB.test.display_model.decode[3:0]
[pattern_trace] 1
[pattern_trace] 1
[pattern_trace] 0
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.