OpenCores

URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [componentCfg.xml] - Diff between revs 133 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 133	Rev 134
Line 27...	Line 27...




`default`	`default`
	`def`

`ADD0`	`ADD16`
`CH0_BITS4`	`CH0_BITS4`
`CH0_MATCH4'h0`	`CH0_MATCH4'h0`
`CH1_BITS4`	`CH1_BITS4`
`CH1_MATCH4'h0`	`CH1_MATCH4'h0`
`CH2_BITS4`	`CH2_BITS4`
Line 49...	Line 50...




`exp_default`	`exp_default`
	`exp5`
	`exp6`
	`exp9`

`SLA_ADD_WIDTH8`	`SLA_ADD_WIDTH8`
`SLA_DATA_WIDTH16`	`SLA_DATA_WIDTH16`
`MAS_ADD_WIDTH4`	`MAS_ADD_WIDTH4`
`MAS_DATA_WIDTH8`	`MAS_DATA_WIDTH8`
Line 116...	Line 120...



`default`	`default`
`micro_bus_def_lint`	`micro_bus_def_lint`

	`ADD16`
	`CH0_BITS4`
	`CH0_MATCH4'h0`
	`CH1_BITS4`
	`CH1_MATCH4'h2`
	`CH2_BITS8`
	`CH2_MATCH8'h03`
	`CH3_BITS2`
	`CH3_MATCH2'b10`
	`CH4_BITS4`
	`CH4_MATCH4'h9`
	`CH5_BITS4`
	`CH5_MATCH4'hf`






Line 128...	Line 147...


`default`	`default`
`micro_bus_def_tb`	`micro_bus_def_tb`

`PERIOD20`	`ADD16`
	`CH0_BITS4`
	`CH0_MATCH4'h0`
	`CH1_BITS4`
	`CH1_MATCH4'h2`
	`CH2_BITS4`
	`CH2_MATCH4'h3`
	`CH3_BITS4`
	`CH3_MATCH4'h8`
	`CH4_BITS4`
	`CH4_MATCH4'h9`
	`CH5_BITS4`
	`CH5_MATCH4'hf`

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.