Line 25... |
Line 25... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
logic
|
logic
|
micro_bus
|
micro_bus
|
byte default
|
byte
|
|
|
|
|
|
|
|
|
|
|
slave_clk
|
slave_clk
|
|
|
|
|
|
|
|
|
|
|
clk
|
|
clk
|
clk
|
|
clk
|
|
|
|
|
|
|
|
|
slave_reset
|
|
|
|
|
|
|
|
|
|
|
|
reset
|
|
reset
|
|
|
|
|
|
|
|
|
|
master_enable
|
|
|
|
|
|
|
|
|
|
|
|
enable
|
|
enable
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
slave_reset
|
|
|
|
|
|
|
|
|
|
|
|
|
|
reset
|
|
reset
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
cpu
|
master_enable
|
|
|
|
|
|
|
|
|
|
|
addr
|
|
addr_in
|
|
150
|
|
|
|
|
|
|
|
rdata
|
|
rdata_out
|
|
reg
|
|
70
|
|
|
|
|
|
|
|
|
|
|
|
|
enable
|
|
enable
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
wdata
|
|
wdata_in
|
|
70
|
|
|
|
|
|
|
|
|
|
|
|
|
|
wr
|
|
wr_in
|
|
|
|
|
|
|
|
|
|
|
|
rd
|
|
rd_in
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
cpu
|
|
|
|
|
|
|
|
|
|
|
|
|
|
addr
|
|
addr_in
|
|
150
|
|
|
|
|
|
|
|
rdata
|
|
rdata_out
|
|
reg
|
|
70
|
|
|
|
|
|
|
|
|
|
|
mem
|
|
|
wdata
|
|
wdata_in
|
|
70
|
|
|
|
|
|
|
|
|
addr
|
|
mem_addr
|
|
150
|
|
|
|
|
|
|
|
|
|
cs
|
wr
|
mem_cs
|
wr_in
|
reg
|
|
40
|
|
|
|
|
|
|
|
|
|
wdata
|
|
mem_wdata
|
|
150
|
|
|
|
|
|
|
|
|
|
rdata
|
rd
|
mem_rdata
|
rd_in
|
470
|
|
|
|
|
|
|
|
|
|
|
|
wait
|
|
mem_wait
|
|
10
|
|
|
|
|
|
|
|
|
|
|
|
rd
|
|
mem_rd
|
|
|
|
|
|
|
|
|
|
wr
|
|
mem_wr
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mem
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
addr
|
|
mem_addr
|
|
150
|
|
|
|
|
|
|
|
|
gen_verilog
|
cs
|
104.0
|
mem_cs
|
none
|
reg
|
common
|
40
|
./tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
micro_bus_byte
|
|
|
|
|
|
dest_dir
|
|
../verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
wdata
|
|
mem_wdata
|
|
150
|
|
|
|
|
|
|
|
|
|
rdata
|
|
mem_rdata
|
|
470
|
|
|
|
|
|
|
|
|
|
|
|
wait
|
|
mem_wait
|
|
10
|
|
|
|
|
|
|
|
|
|
|
|
rd
|
|
mem_rd
|
|
|
|
|
|
|
|
|
fs-common
|
wr
|
|
mem_wr
|
|
|
|
|
|
|
|
|
|
|
../verilog/top.body.byte
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/common/micro_bus_byte
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
|
gen_verilog
|
../verilog/common/micro_bus_byte
|
104.0
|
verilogSourcemodule
|
none
|
|
:*common:*
|
|
tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
micro_bus_byte
|
|
|
|
|
|
dest_dir
|
|
../verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
../verilog/top.body.byte
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
Hierarchical
|
|
|
../verilog/common/micro_bus_byte
|
|
verilogSourcemodule
|
|
|
|
|
|
|
spirit:library="logic"
|
|
spirit:name="micro_bus"
|
|
spirit:version="byte.design"/>
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
commoncommon
|
|
|
../verilog/common/micro_bus_byte
|
|
verilogSourcemodule
|
|
|
|
|
Verilog
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
doc
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
common:*common:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
doc
|
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|