URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 131 |
Rev 135 |
| Line 25... |
Line 25... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
logic
|
logic
|
uart
|
uart
|
def.design
|
def.design
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
baud_clk
|
baud_clk
|
wire
|
wire
|
|
|
|
|
|
|
|
|
baud_clk_div
|
baud_clk_div
|
wire
|
wire
|
|
|
|
|
|
|
|
|
fifo_data_out
|
fifo_data_out
|
wire
|
wire
|
|
|
70
|
70
|
|
|
|
|
|
|
fifo_full
|
fifo_full
|
wire
|
wire
|
|
|
|
|
|
|
|
|
|
|
fifo_empty
|
fifo_empty
|
wire
|
wire
|
|
|
|
|
|
|
|
|
|
|
fifo_over_run
|
fifo_over_run
|
wire
|
wire
|
|
|
|
|
|
|
|
|
|
|
fifo_under_run
|
fifo_under_run
|
wire
|
wire
|
|
|
|
|
|
|
|
|
cde_buffer_empty
|
cde_buffer_empty
|
wire
|
wire
|
|
|
|
|
|
|
|
|
|
|
xmit_start
|
xmit_start
|
reg
|
reg
|
|
|
|
|
|
|
|
|
|
|
xmit_enable
|
xmit_enable
|
wire
|
wire
|
|
|
|
|
|
|
txd_break_n
|
txd_break_n
|
wire
|
wire
|
|
|
|
|
|
|
|
|
rxd_pad_synced
|
rxd_pad_synced
|
wire
|
wire
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
clk
|
clk
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
reset
|
reset
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
baud_clk_div
|
baud_clk_div
|
|
|
|
|
|
|
|
|
|
|
xmit_enable
|
xmit_enable
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
baud_clk
|
baud_clk
|
|
|
|
|
|
|
|
|
|
|
|
|
baud_clk_div
|
baud_clk_div
|
|
|
|
|
|
|
|
|
|
|
parity_enable
|
parity_enable
|
|
|
|
|
|
|
|
|
|
|
rxd_parity
|
rxd_parity
|
|
|
|
|
|
|
|
|
|
|
rxd_force_parity
|
rxd_force_parity
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
rxd_pad_in
|
rxd_pad_in
|
|
|
|
|
|
|
|
|
|
|
|
|
rxd_pad_synced
|
rxd_pad_synced
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
rxd_data_avail_stb
|
rxd_data_avail_stb
|
|
|
|
|
|
|
|
|
|
|
rxd_data_out
|
rxd_data_out
|
|
|
|
|
|
|
|
|
|
|
rxd_parity_error
|
rxd_parity_error
|
|
|
|
|
|
|
|
|
|
|
rxd_stop_error
|
rxd_stop_error
|
|
|
|
|
|
|
|
|
|
|
rxd_data_avail
|
rxd_data_avail
|
|
|
|
|
|
|
|
|
|
|
xmit_enable
|
xmit_enable
|
|
|
|
|
|
|
|
|
|
|
parity_enable
|
parity_enable
|
|
|
|
|
|
|
|
|
|
|
|
|
txd_force_parity
|
txd_force_parity
|
|
|
|
|
|
|
|
|
|
|
|
|
txd_parity
|
txd_parity
|
|
|
|
|
|
|
|
|
|
|
|
|
xmit_start
|
xmit_start
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
txd_break_n
|
txd_break_n
|
|
|
|
|
|
|
|
|
fifo_data_out
|
fifo_data_out
|
|
|
|
|
|
|
|
|
cde_buffer_empty
|
cde_buffer_empty
|
|
|
|
|
|
|
|
|
txd_pad_out
|
txd_pad_out
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
serial_rcvr
|
serial_rcvr
|
|
|
|
|
|
|
|
|
|
|
cde_serial_xmit
|
cde_serial_xmit
|
|
|
|
|
|
|
|
|
|
|
|
|
divider
|
divider
|
|
|
|
|
PRE_SIZE
|
PRE_SIZE
|
|
|
|
|
|
|
|
|
|
|
x_divider
|
x_divider
|
|
|
|
|
4
|
4
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
filter
|
filter
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.