| Line 25... |
Line 25... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
logic
|
logic
|
uart
|
uart
|
tx default
|
tx
|
|
|
|
|
|
|
|
|
slave_clk
|
slave_clk
|
|
|
|
|
|
|
|
|
|
|
clk
|
|
clk
|
clk
|
|
clk
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
slave_reset
|
slave_reset
|
|
|
|
|
|
|
|
|
|
|
reset
|
|
reset
|
reset
|
|
reset
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
uart
|
uart
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
txd_pad_out
|
txd_pad_out
|
txd_pad_out
|
txd_pad_out
|
|
|
|
|
|
|
|
|
rxd_pad_in
|
rxd_pad_in
|
rxd_pad_in
|
rxd_pad_in
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
txd_buffer_empty
|
|
|
|
|
|
|
|
|
|
|
|
|
|
NIRQ
|
|
txd_buffer_empty_NIRQ
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog_sim
|
|
104.0
|
|
none
|
|
:*Simulation:*
|
|
./tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
uart_tx
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog_syn
|
gen_verilog_sim
|
104.0
|
104.0
|
none
|
none
|
:*Synthesis:*
|
:*Simulation:*
|
./tools/verilog/gen_verilog
|
tools/verilog/gen_verilog
|
|
|
|
|
destination
|
destination
|
uart_tx
|
uart_tx
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog_syn
|
|
104.0
|
|
none
|
|
:*Synthesis:*
|
|
tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
uart_tx
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
fs-sim
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
../verilog/sim/uart_tx
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
../verilog/top.body.tx
|
../verilog/sim/uart_tx
|
verilogSourcefragment
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
../verilog/top.sim
|
../verilog/top.body.tx
|
verilogSourcefragment
|
verilogSourcefragment
|
|
|
|
|
|
|
dest_dir
|
|
../views/sim/
|
../verilog/top.sim
|
verilogSourcelibraryDir
|
verilogSourcefragment
|
|
|
|
|
|
|
|
dest_dir
|
|
../views/sim/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
fs-syn
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
../verilog/syn/uart_tx
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
../verilog/top.body.tx
|
../verilog/syn/uart_tx
|
verilogSourcefragment
|
verilogSourcemodule
|
|
|
|
|
|
|
dest_dir
|
|
../views/syn/
|
../verilog/top.body.tx
|
verilogSourcelibraryDir
|
verilogSourcefragment
|
|
|
|
|
|
|
|
dest_dir
|
|
../views/syn/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
|
|
|
|
spirit:library="logic"
|
|
spirit:name="uart"
|
Hierarchical
|
spirit:version="tx.design"/>
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
Hierarchical
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
|
Verilog
|
|
|
verilog
|
|
|
fs-sim
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="verilog"/>
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
doc
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
doc
|
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
parity_enable
|
|
wire
|
|
in
|
|
|
|
|
|
divider_in
|
|
wire
|
|
in
|
|
DIV_SIZE-10
|
|
|
|
|
|
cts_pad_in
|
|
wire
|
|
in
|
|
|
|
|
|
rts_pad_out
|
|
reg
|
|
out
|
|
|
|
|
|
|
|
|
|
|
|
cts_out
|
|
reg
|
|
out
|
|
|
|
|
|
rts_in
|
parity_enable
|
wire
|
wire
|
in
|
in
|
|
|
|
|
txd_parity
|
divider_in
|
wire
|
wire
|
in
|
in
|
|
DIV_SIZE-10
|
|
|
|
|
txd_force_parity
|
cts_pad_in
|
wire
|
wire
|
in
|
in
|
|
|
|
|
txd_load
|
rts_pad_out
|
wire
|
reg
|
in
|
out
|
|
|
|
|
txd_break
|
|
wire
|
|
in
|
|
|
|
|
|
txd_data_in
|
|
wire
|
|
in
|
|
SIZE-10
|
|
|
|
|
|
txd_buffer_empty
|
cts_out
|
wire
|
reg
|
out
|
out
|
|
|
|
|
rxd_data_avail_stb
|
rts_in
|
wire
|
wire
|
in
|
in
|
|
|
|
|
rxd_data_avail
|
txd_parity
|
wire
|
wire
|
out
|
in
|
|
|
|
|
rxd_parity
|
txd_force_parity
|
wire
|
wire
|
in
|
in
|
|
|
|
|
rxd_force_parity
|
txd_load
|
wire
|
wire
|
in
|
in
|
|
|
|
|
rxd_data_out
|
txd_break
|
wire
|
wire
|
out
|
in
|
SIZE-10
|
|
|
|
|
|
rxd_parity_error
|
txd_data_in
|
wire
|
wire
|
out
|
in
|
|
SIZE-10
|
|
|
|
|
rxd_stop_error
|
txd_buffer_empty
|
wire
|
wire
|
out
|
out
|
|
|
|
|
|
rxd_data_avail_stb
|
|
wire
|
|
in
|
|
|
|
|
|
rxd_data_avail
|
|
wire
|
|
out
|
|
|
|
|
|
rxd_parity
|
|
wire
|
|
in
|
|
|
|
|
|
rxd_force_parity
|
|
wire
|
|
in
|
|
|
|
|
|
rxd_data_out
|
|
wire
|
|
out
|
|
SIZE-10
|
|
|
|
|
|
rxd_parity_error
|
|
wire
|
|
out
|
|
|
|
|
|
rxd_stop_error
|
|
wire
|
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
