OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [vga_char_ctrl/] [rtl/] [verilog/] [char_gen] - Diff between revs 131 and 134

Show entire file | Details | Blame | View Log

Rev 131 Rev 134
Line 13... Line 13...
 
 
input wire [2:0]     subchar_pixel,               // pixel position within 8 pixel block
input wire [2:0]     subchar_pixel,               // pixel position within 8 pixel block
 
 
input wire [7:0]     ascii_code,
input wire [7:0]     ascii_code,
 
 
 
input wire [7:0]            char_gen_rom_data,
 
 
output reg           pixel_on
output reg           pixel_on
 
 
                         );
                         );
 
 
 
 
Line 28... Line 30...
reg [3:0]             latched_low_char_data;
reg [3:0]             latched_low_char_data;
reg [7:0]             latched_char_data;
reg [7:0]             latched_char_data;
 
 
 
 
 
 
wire [10:0]           chargen_rom_address = {ascii_code[7:0], subchar_line[2:0]};
 
wire [7:0]            char_gen_rom_data;
 
 
 
 
 
 
 
// instantiate the character generator ROM
 
 
 
 
 
cde_sram_dp  #(
 
    .ADDR        (11),
 
    .WIDTH       (8),
 
    .WORDS       (1152)
 
  )
 
char_gen_rom
 
(
 
      .clk       ( clk      ),
 
      .cs        (1'b1              ),
 
      .waddr     (11'b00000000000 ),
 
      .raddr     ( chargen_rom_address),
 
      .wr        (1'b0              ),
 
      .rd        (1'b1              ),
 
      .wdata     (8'h00             ),
 
      .rdata     ( char_gen_rom_data[7:0]  )
 
  );
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.