URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 131 |
Rev 135 |
| Line 26... |
Line 26... |
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
wishbone
|
wishbone
|
wishbone
|
wishbone
|
rtl
|
rtl
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
clk
|
clk
|
The bus clock times all bus transfers. All signal timings are related to the rising edge
|
The bus clock times all bus transfers. All signal timings are related to the rising edge
|
|
|
|
|
true
|
true
|
|
|
|
|
CLOCK
|
CLOCK
|
optional
|
optional
|
1
|
1
|
|
|
|
|
RESET
|
RESET
|
illegal
|
illegal
|
|
|
|
|
CLOCKEN
|
CLOCKEN
|
illegal
|
illegal
|
|
|
true
|
true
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
reset_n
|
reset_n
|
The reset_n signal is asynchronous active LOW.
|
The reset_n signal is asynchronous active LOW.
|
|
|
|
|
true
|
true
|
|
|
|
|
CLOCK
|
CLOCK
|
illegal
|
illegal
|
|
|
|
|
RESET
|
RESET
|
optional
|
optional
|
1
|
1
|
|
|
|
|
CLOCKEN
|
CLOCKEN
|
illegal
|
illegal
|
|
|
true
|
true
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
reset
|
reset
|
The reset signal is synchronous active HIGH.
|
The reset signal is synchronous active HIGH.
|
|
|
|
|
CLOCK
|
CLOCK
|
illegal
|
illegal
|
|
|
|
|
RESET
|
RESET
|
optional
|
optional
|
1
|
1
|
|
|
|
|
CLOCKEN
|
CLOCKEN
|
illegal
|
illegal
|
|
|
1
|
1
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
clk_en
|
clk_en
|
The clk_en signal is active HIGH.
|
The clk_en signal is active HIGH.
|
|
|
|
|
CLOCK
|
CLOCK
|
illegal
|
illegal
|
|
|
|
|
RESET
|
RESET
|
illegal
|
illegal
|
|
|
|
|
CLOCKEN
|
CLOCKEN
|
optional
|
optional
|
1
|
1
|
|
|
1
|
1
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
wdata
|
wdata
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
rdata
|
rdata
|
|
|
|
|
in
|
in
|
|
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
|
|
wtgd
|
wtgd
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
rtgd
|
rtgd
|
|
|
|
|
in
|
in
|
|
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ack
|
ack
|
|
|
|
|
in
|
in
|
|
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
adr
|
adr
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
cyc
|
cyc
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
stall
|
stall
|
|
|
|
|
in
|
in
|
|
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
cab
|
cab
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
err
|
err
|
|
|
|
|
in
|
in
|
|
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
lock
|
lock
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
rty
|
rty
|
|
|
|
|
in
|
in
|
|
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
sel
|
sel
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
stb
|
stb
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
tga
|
tga
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tgc
|
tgc
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
cti
|
cti
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
bte
|
bte
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
we
|
we
|
|
|
|
|
out
|
out
|
|
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.