OpenCores

URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [componentCfg.xml] - Diff between revs 131 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131	Rev 134
Line 32...	Line 32...




`default`	`default`
	`def`
	`def_tb`
	`def_lint`

`PRESCALER_PRESET16'h1234`	`PRESCALER_PRESET16'h1234`
	`WB_ADDR_WIDTH8`
	`WB_DATA_WIDTH8`




	`bus16`
	`bus16_lit`
	`bus16_lit_tb`
	`bus16_lit_lint`
	`bus16_big`
	`bus16_big_tb`
	`bus16_big_lint`

	`PRESCALER_PRESET16'h1234`
	`WB_ADDR_WIDTH8`
	`WB_DATA_WIDTH16`
	`WB_BYTE_LANES2`




	`bus32`
	`bus32_lit`
	`bus32_lit_tb`
	`bus32_lit_lint`
	`bus32_big`
	`bus32_big_tb`
	`bus32_big_lint`

	`PRESCALER_PRESET16'h1234`
	`WB_ADDR_WIDTH8`
	`WB_DATA_WIDTH32`
	`WB_BYTE_LANES4`







Line 292...	Line 328...



`bus16_lit_default`	`bus16_lit_default`
`wb_uart16550_bus16_lit_tb`	`wb_uart16550_bus16_lit_tb`
`default`	`bus16`




`bus16_big_default`	`bus16_big_default`
`wb_uart16550_bus16_big_tb`	`wb_uart16550_bus16_big_tb`
`default`	`bus16`






`bus32_lit_default`	`bus32_lit_default`
`wb_uart16550_bus32_lit_tb`	`wb_uart16550_bus32_lit_tb`
`default`	`bus32`





`bus32_big_default`	`bus32_big_default`
`wb_uart16550_bus32_big_tb`	`wb_uart16550_bus32_big_tb`
`default`	`bus32`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.