OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [toolflows/] [toolflow/] [xml/] [ise.xml] - Diff between revs 133 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 133 Rev 134
Line 1... Line 1...
 
 
 
 
//                                                                        //
//                                                                        //
// Author : John Eaton  Ouabache Designworks                              //
// Author : John Eaton  Ouabache Designworks                              //
//                                                                        //
//                                                                        //
//   Copyright (C) 2010 Authors and OPENCORES.ORG                         //
//   Copyright (C) 2010 Authors and OPENCORES.ORG                         //
Line 39... Line 39...
toolflow
toolflow
ise
ise
 
 
 
 
 
 
 
 
 
 
  gen_root
 
  103.5
 
  none
 
  :*Simulation:*
 
  ./tools/verilog/gen_root
 
 
 
 
 
 
 
 
 
 
 
  gen_design
 
  103.5
 
  none
 
  :*Simulation:*
 
  ./tools/verilog/gen_design
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  gen_verilogLib_syn
  gen_verilogLib_syn
  105.0
  105.0
  none
  none
  :*Synthesis:*
  :*Synthesis:*
  ./tools/verilog/gen_verilogLib
  ./tools/verilog/gen_verilogLib
    
    
    
    
      dest_dir
 
      ../views
 
    
 
    
 
      view
      view
      syn
      syn
    
    
  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
   
   
      fs-syn
      fs-syn
 
 
      
      
        dest_dir
        dest_dir
Line 115... Line 69...
        libraryDir
        libraryDir
      
      
 
 
   
   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
       
       
 
 
 
 
 
 
              
              
              syn
              syn
              :*Synthesis:*
              :*Synthesis:*
              Verilog
              Verilog
              
              
              fs-syn
              fs-syn
              
              
 
 
 
 
 
 
 
 
      
      
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.