OpenCores

URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [pad/] [rtl/] [xml/] [cde_pad_out_dig.xml] - Diff between revs 131 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131	Rev 134
Line 55...	Line 55...











	`gen_verilog`
	`104.0`
	`none`
	`common`
	`./tools/verilog/gen_verilog`


	`destination`
	`pad_out_dig`















	`verilog`


	`spirit:library="Testbench"`
	`spirit:name="toolflow"`
	`spirit:version="verilog"/>`






	`commoncommon`
	`Verilog`


	`fs-common`





`sim:Simulation:`	`sim:Simulation:`
`Verilog`	`Verilog`


`fs-sim`	`fs-sim`
Line 127...	Line 172...








	`fs-common`



	`../verilog/pad_out_dig`
	`verilogSourcefragment`






`fs-sim`	`fs-sim`



	`../verilog/copyright`
	`verilogSourceinclude`





	`../verilog/common/pad_out_dig`
	`verilogSourcemodule`




`dest_dir`	`dest_dir`
`../verilog/`	`../views/sim/`
`verilogSourcelibraryDir`	`verilogSourcelibraryDir`






`fs-syn`	`fs-syn`



	`../verilog/copyright`
	`verilogSourceinclude`





	`../verilog/common/pad_out_dig`
	`verilogSourcemodule`





`dest_dir`	`dest_dir`
`../verilog/`	`../views/syn/`
`verilogSourcelibraryDir`	`verilogSourcelibraryDir`




Line 159...	Line 246...


`fs-lint`	`fs-lint`

`dest_dir`	`dest_dir`
`../verilog/`	`../views/syn/`
`verilogSourcelibraryDir`	`verilogSourcelibraryDir`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.