OpenCores

URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [serial/] [rtl/] [xml/] [cde_serial_rcvr.xml] - Diff between revs 131 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131	Rev 134
Line 17...	Line 17...






	`gen_verilog`
	`104.0`
	`none`
	`common`
	`./tools/verilog/gen_verilog`


	`destination`
	`serial_rcvr`












Line 30...	Line 47...





	`verilog`


	`spirit:library="Testbench"`
	`spirit:name="toolflow"`
	`spirit:version="verilog"/>`






	`commoncommon`
	`Verilog`


	`fs-common`






`sim:Simulation:`	`sim:Simulation:`
`Verilog`	`Verilog`


`fs-sim`	`fs-sim`
Line 140...	Line 180...
`parity_samp`	`parity_samp`
`reg`	`reg`
`out`	`out`




`frame_err`	`frame_err`
`reg`	`reg`
`out`	`out`



	`break_detect`
	`reg`
	`out`















	`fs-common`



	`../verilog/serial_rcvr`
	`verilogSourcefragment`








`fs-sim`	`fs-sim`



	`../verilog/copyright`
	`verilogSourceinclude`




	`../verilog/common/serial_rcvr`
	`verilogSourcemodule`




`dest_dir`	`dest_dir`
`../verilog/`	`../views/sim/`
`verilogSourcelibraryDir`	`verilogSourcelibraryDir`






`fs-syn`	`fs-syn`



	`../verilog/copyright`
	`verilogSourceinclude`







	`../verilog/common/serial_rcvr`
	`verilogSourcemodule`





`dest_dir`	`dest_dir`
`../verilog/`	`../views/syn/`
`verilogSourcelibraryDir`	`verilogSourcelibraryDir`




Line 187...	Line 279...



`fs-lint`	`fs-lint`

`dest_dir../verilog/`	`dest_dir../views/syn/`
`verilogSourcelibraryDir`	`verilogSourcelibraryDir`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.