URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 131 |
Rev 134 |
| Line 35... |
Line 35... |
<P>The synchronous ram modules provide a variety of memory storage
|
<P>The synchronous ram modules provide a variety of memory storage
|
options. <BR>Both reads and writes are synchronous to the rising edge
|
options. <BR>Both reads and writes are synchronous to the rising edge
|
of clk. <BR>Memory may be initialized from a bit file and later
|
of clk. <BR>Memory may be initialized from a bit file and later
|
overwritten by memory writes. <BR>If WRITETHRU is set to 1 then a
|
overwritten by memory writes. <BR>If WRITETHRU is set to 1 then a
|
simultaneous read/write to the same address will read the new data.
|
simultaneous read/write to the same address will read the new data.
|
<BR>If set to 0 it will return the old. <BR>Setting DEFAULT
|
<BR>If set to 0 it will return the old.
|
determines the value of rdata when a read is not
|
|
occurring<BR><BR><BR><BR><IMG SRC="../png/sram_timing.png" NAME="graphics1" ALIGN=BOTTOM WIDTH=724 HEIGHT=544 BORDER=0><BR><B><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR></B><BR><BR>
|
|
|
|
|
<BR><BR><BR><IMG SRC="../png/sram_timing.png" NAME="graphics1" ALIGN=BOTTOM WIDTH=724 HEIGHT=544 BORDER=0><BR><B><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR><BR></B><BR><BR>
|
</P>
|
</P>
|
</BODY>
|
</BODY>
|
</HTML>
|
</HTML>
|
No newline at end of file
|
No newline at end of file
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.