URL
https://opencores.org/ocsvn/socgen/socgen/trunk
[/] [socgen/] [trunk/] [tools/] [regtool/] [gen_registers] - Diff between revs 131 and 134
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 131 |
Rev 134 |
Line 424... |
Line 424... |
|
|
print OUTFILE " /*********************************************/ \n";
|
print OUTFILE " /*********************************************/ \n";
|
print OUTFILE "\n\nmodule `${ip_name_base_macro}`";
|
print OUTFILE "\n\nmodule `${ip_name_base_macro}`";
|
print OUTFILE uc(${memmap_name});
|
print OUTFILE uc(${memmap_name});
|
print OUTFILE "\n";
|
print OUTFILE "\n";
|
print OUTFILE "#( parameter UNSELECTED = {${addblk_width}{1'b1}},\n";
|
print OUTFILE "#( parameter UNSELECTED = {${byte_size}{1'b1}},\n";
|
print OUTFILE " parameter UNMAPPED = {${addblk_width}{1'b0}}";
|
print OUTFILE " parameter UNMAPPED = {${byte_size}{1'b0}}";
|
|
|
|
|
|
|
|
|
|
|
Line 656... |
Line 656... |
}
|
}
|
|
|
}
|
}
|
|
|
|
|
|
# print OUTFILE " input wire [${addblk_numaddbits}-1:${adr_base}] addr";
|
|
|
|
|
#/**********************************************************************/
|
#/**********************************************************************/
|
#/* */
|
#/* */
|
#/* write data register creation */
|
#/* write data register creation */
|
Line 1886... |
Line 1886... |
my $t_create = $6;
|
my $t_create = $6;
|
my $t_access = $7;
|
my $t_access = $7;
|
my $t_has_read = $8;
|
my $t_has_read = $8;
|
my $t_has_write = $9;
|
my $t_has_write = $9;
|
my $REG_NAME = uc($t_name);
|
my $REG_NAME = uc($t_name);
|
print OUTFILE "assign ${t_name}_cs = cs && ( addr >= ${REG_NAME} ) && ( addr < ${REG_NAME}_END );\n";
|
print OUTFILE "assign ${t_name}_cs = cs && ( addr[$addblk_numaddbits-1:${adr_base}] >= ${REG_NAME}[$addblk_numaddbits-1:${adr_base}] ) && ( addr[$addblk_numaddbits-1:${adr_base}] < ${REG_NAME}_END[$addblk_numaddbits-1:${adr_base}] );\n";
|
}
|
}
|
}
|
}
|
|
|
|
|
print OUTFILE "\n /* verilator lint_on UNSIGNED */ \n";
|
print OUTFILE "\n /* verilator lint_on UNSIGNED */ \n";
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.