URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 119 |
Rev 120 |
Line 138... |
Line 138... |
my($sim_variant) = $i_name ->findnodes('../socgen:variant/text()')->to_literal ;
|
my($sim_variant) = $i_name ->findnodes('../socgen:variant/text()')->to_literal ;
|
|
|
print " SIMs $sim_name $sim_configuration $sim_variant ";
|
print " SIMs $sim_name $sim_configuration $sim_variant ";
|
chdir ".${work_site}/${vendor}__${project}/ip/${component}/sim/icarus/${sim_name}";
|
chdir ".${work_site}/${vendor}__${project}/ip/${component}/sim/icarus/${sim_name}";
|
|
|
$cmd ="iverilog -f filelist.sim -D VCD ${home}/tools/simulation/TestBench 2> ./${sim_name}_sim.log | tee >> ./${$sim_name}_sim.log \n";
|
$cmd ="iverilog -f filelist.sim -D VCD TestBench 2> ./${sim_name}_sim.log | tee >> ./${$sim_name}_sim.log \n";
|
if (system($cmd)) {}
|
if (system($cmd)) {}
|
$cmd ="./a.out 2> ./${sim_name}_sim.log | tee >> ./${sim_name}_sim.log \n";
|
$cmd ="./a.out 2> ./${sim_name}_sim.log | tee >> ./${sim_name}_sim.log \n";
|
if (system($cmd)) {}
|
if (system($cmd)) {}
|
$cmd ="grep PASSED ./${sim_name}_sim.log \n";
|
$cmd ="grep PASSED ./${sim_name}_sim.log \n";
|
if (system($cmd)) {}
|
if (system($cmd)) {}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.