OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [verilog/] [gen_testbench] - Diff between revs 134 and 135

Show entire file | Details | Blame | View Log

Rev 134 Rev 135
Line 1... Line 1...
eval 'exec `which perl` -S $0 ${1+"$@"}'
eval 'exec `which perl` -S $0 ${1+"$@"}'
   if 0;
   if 0;
#/**********************************************************************/
#/****************************************************************************/
#/*                                                                    */
#/*                                                                    */
#/*             -------                                                */
#/*   SOCGEN Design for Reuse toolset                                        */
#/*            /   SOC  \                                              */
 
#/*           /    GEN   \                                             */
 
#/*          /    TOOL    \                                            */
 
#/*          ==============                                            */
 
#/*          |            |                                            */
 
#/*          |____________|                                            */
 
#/*                                                                    */
#/*                                                                    */
 
#/*   Version 1.0.0                                                          */
#/*                                                                    */
#/*                                                                    */
 
#/*   Author(s):                                                             */
 
#/*      - John Eaton, z3qmtr45@gmail.com                                    */
#/*                                                                    */
#/*                                                                    */
 
#/****************************************************************************/
#/*                                                                    */
#/*                                                                    */
#/*  Author(s):                                                        */
 
#/*      - John Eaton, jt_eaton@opencores.org                          */
 
#/*                                                                    */
#/*                                                                    */
#/**********************************************************************/
#/*             Copyright 2016 John T Eaton                                  */
 
#/*                                                                          */
 
#/* Licensed under the Apache License, Version 2.0 (the "License");          */
 
#/* you may not use this file except in compliance with the License.         */
 
#/* You may obtain a copy of the License at                                  */
 
#/*                                                                          */
 
#/*    http://www.apache.org/licenses/LICENSE-2.0                            */
#/*                                                                    */
#/*                                                                    */
#/*    Copyright (C) <2010-2011>                */
#/* Unless required by applicable law or agreed to in writing, software      */
 
#/* distributed under the License is distributed on an "AS IS" BASIS,        */
 
#/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. */
 
#/* See the License for the specific language governing permissions and      */
 
#/* limitations under the License.                                           */
#/*                                                                    */
#/*                                                                    */
#/*  This source file may be used and distributed without              */
 
#/*  restriction provided that this copyright statement is not         */
 
#/*  removed from the file and that any derivative work contains       */
 
#/*  the original copyright notice and the associated disclaimer.      */
 
#/*                                                                    */
 
#/*  This source file is free software; you can redistribute it        */
 
#/*  and/or modify it under the terms of the GNU Lesser General        */
 
#/*  Public License as published by the Free Software Foundation;      */
 
#/*  either version 2.1 of the License, or (at your option) any        */
 
#/*  later version.                                                    */
 
#/*                                                                    */
 
#/*  This source is distributed in the hope that it will be            */
 
#/*  useful, but WITHOUT ANY WARRANTY; without even the implied        */
 
#/*  warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR           */
 
#/*  PURPOSE.  See the GNU Lesser General Public License for more      */
 
#/*  details.                                                          */
 
#/*                                                                    */
 
#/*  You should have received a copy of the GNU Lesser General         */
 
#/*  Public License along with this source; if not, download it        */
 
#/*  from http://www.opencores.org/lgpl.shtml                          */
 
#/*                                                                    */
#/*                                                                    */
#/**********************************************************************/
#/****************************************************************************/
 
 
 
 
############################################################################
############################################################################
# General PERL config
# General PERL config
############################################################################
############################################################################
Line 276... Line 262...
 
 
 
 
          if ( $vector eq "vector" )
          if ( $vector eq "vector" )
             {
             {
        print   "  $name  [${index}]          \n";
        print   "  $name  [${index}]          \n";
             push (@tb_adhoc_list,  "\n${name}<\/spirit:name>\n\n\n<\/spirit:adHocConnection>\n"     );
             push (@tb_adhoc_list,  "\n${name}<\/ipxact:name>\n\n\n<\/ipxact:adHocConnection>\n"     );
             }
             }
             else
             else
            {
            {
        print   "  $name           \n";
        print   "  $name           \n";
            push (@tb_adhoc_list,  "\n${name}<\/spirit:name>\n\n\n<\/spirit:adHocConnection>\n"     );
            push (@tb_adhoc_list,  "\n${name}<\/ipxact:name>\n\n\n<\/ipxact:adHocConnection>\n"     );
             }
             }
 
 
 
 
     }
     }
 
 
Line 364... Line 350...
   print TB_DESIGN_FILE  "// Generated File Do Not EDIT                                                                         //\n";
   print TB_DESIGN_FILE  "// Generated File Do Not EDIT                                                                         //\n";
   print TB_DESIGN_FILE  "//                                                                                                    //\n";
   print TB_DESIGN_FILE  "//                                                                                                    //\n";
   print TB_DESIGN_FILE  "// ./tools/verilog/gen_tb -vendor $vendor -library $library  -component $component  -version $version //\n";
   print TB_DESIGN_FILE  "// ./tools/verilog/gen_tb -vendor $vendor -library $library  -component $component  -version $version //\n";
   print TB_DESIGN_FILE  "//                                                                                                    //\n";
   print TB_DESIGN_FILE  "//                                                                                                    //\n";
   print TB_DESIGN_FILE  "-->           \n";
   print TB_DESIGN_FILE  "-->           \n";
   print TB_DESIGN_FILE  "
   print TB_DESIGN_FILE  "
   print TB_DESIGN_FILE  "xmlns:spirit=\"http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009\"\n";
   print TB_DESIGN_FILE  "xmlns:spirit=\"http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009\"\n";
   print TB_DESIGN_FILE  "xmlns:socgen=\"http://opencores.org\"\n";
   print TB_DESIGN_FILE  "xmlns:socgen=\"http://opencores.org\"\n";
   print TB_DESIGN_FILE  "xmlns:xsi=\"http://www.w3.org/2001/XMLSchema-instance\"\n";
   print TB_DESIGN_FILE  "xmlns:xsi=\"http://www.w3.org/2001/XMLSchema-instance\"\n";
   print TB_DESIGN_FILE  "xsi:schemaLocation=\"http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009\n";
   print TB_DESIGN_FILE  "xsi:schemaLocation=\"http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009\n";
   print TB_DESIGN_FILE  "http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd\">\n";
   print TB_DESIGN_FILE  "http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd\">\n";
   print TB_DESIGN_FILE  "${vendor}\n";
   print TB_DESIGN_FILE  "${vendor}\n";
   print TB_DESIGN_FILE  "${library}\n";
   print TB_DESIGN_FILE  "${library}\n";
   print TB_DESIGN_FILE  "${component}\n";
   print TB_DESIGN_FILE  "${component}\n";
   print TB_DESIGN_FILE  "${version}_duth.design\n";
   print TB_DESIGN_FILE  "${version}_duth.design\n";
 
 
 
 
 
 
 
 
 
 
     @tb_adhoc_list      = sys::lib::trim_sort(@tb_adhoc_list);
     @tb_adhoc_list      = sys::lib::trim_sort(@tb_adhoc_list);
     print TB_DESIGN_FILE  "\n\n";
     print TB_DESIGN_FILE  "\n\n";
 
 
     foreach $adhoc_line (@tb_adhoc_list)
     foreach $adhoc_line (@tb_adhoc_list)
        {
        {
 
 
            print TB_DESIGN_FILE  "${adhoc_line}\n";
            print TB_DESIGN_FILE  "${adhoc_line}\n";
 
 
 
 
        }
        }
 
 
     print TB_DESIGN_FILE  "\n\n";
     print TB_DESIGN_FILE  "\n\n";
 
 
 
 
 
 
 
 
 
 
 
 
print TB_DESIGN_FILE    "\n\n";
print TB_DESIGN_FILE    "\n\n";
 
 
 
 
 
 
 
 
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "dut\n";
print TB_DESIGN_FILE    "dut\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
 
 
 
 
    foreach my $parameter_name (@parameter_list)
    foreach my $parameter_name (@parameter_list)
 
 
 
 
        {
        {
        print TB_DESIGN_FILE  " ${parameter_name}<\/spirit:configurableElementValue>\n";
        print TB_DESIGN_FILE  " ${parameter_name}<\/ipxact:configurableElementValue>\n";
        }
        }
 
 
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
print TB_DESIGN_FILE    "\n";
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.