URL
https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 3 |
Line 26... |
Line 26... |
constant sys_clock_freq: real := 20.0e6;
|
constant sys_clock_freq: real := 20.0e6;
|
|
|
component streamtest is
|
component streamtest is
|
generic (
|
generic (
|
sysfreq: real;
|
sysfreq: real;
|
|
txclkfreq: real;
|
tickdiv: integer range 12 to 24 := 20;
|
tickdiv: integer range 12 to 24 := 20;
|
rximpl: spw_implementation_type := impl_generic;
|
rximpl: spw_implementation_type := impl_generic;
|
rxchunk: integer range 1 to 4 := 1;
|
rxchunk: integer range 1 to 4 := 1;
|
tximpl: spw_implementation_type := impl_generic;
|
tximpl: spw_implementation_type := impl_generic;
|
rxfifosize_bits: integer range 6 to 14 := 11;
|
rxfifosize_bits: integer range 6 to 14 := 11;
|
Line 82... |
Line 83... |
|
|
-- streamtest instance
|
-- streamtest instance
|
streamtest_inst: streamtest
|
streamtest_inst: streamtest
|
generic map (
|
generic map (
|
sysfreq => sys_clock_freq,
|
sysfreq => sys_clock_freq,
|
|
txclkfreq => sys_clock_freq,
|
tickdiv => 16,
|
tickdiv => 16,
|
rximpl => impl_generic,
|
rximpl => impl_generic,
|
rxchunk => 1,
|
rxchunk => 1,
|
tximpl => impl_generic,
|
tximpl => impl_generic,
|
rxfifosize_bits => 9,
|
rxfifosize_bits => 9,
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.