| Line 1... |
Line 1... |
# SPACEWIRESYSTEMC
|
# SPACEWIRESYSTEMC
|
This project provide the necessary to run a envireonment test to spacewire verilog using SystemC and running it on icarus verilog
|
This project provide the necessary to run a envireonment test to spacewire verilog using SystemC and running it on icarus verilog
|
|
|
###Donate and help us "Bitcoin is the future"
|
###Donate to help us make much more to this world
|
|
|
- 1CSZ9nHBWxLaf1nU9E9E15GAjKcYXD1wnV
|
### [XVG](https://vergecurrency.com/) - VERGE : DEpRyRqDisHcM38tTh5JRckCWQLoYYGLHa
|
|
### [DGB](https://www.digibyte.co/digibyte-global-blockchain) - DIGIBYTE : DKHrs2Dr4v5HxNnHVGdrqu1RLPHQe7Xow2
|
|
### [LTC](https://litecoin.org/) - LITECOIN : M8vHgFurrJ5LTCNi1ZPaVXqCeFeXJuHg8v
|
|
### [DOGE](https://dogecoin.com/) - DOGECOIN : DAL7LSZpZSrhfjZcMyoUqVbFqnBr4Hf712
|
|
### [BTC](https://bitcoin.org/en/) - BITCOIN : 34PZyDFZxKZmHztTqZ1g5MFsFo2gQSgYpX
|
|
### [LCC](https://litecoinca.sh/) - LITECOINC: MVgG85oVSmonKdKxAt7MAjrAoyx5v6Yj9F
|
|
### [DASH](https://www.dash.org/) - DASHCOIN : XnK65Ep7yypUUP4scd9iYVsJrKtx6LWV8Z
|
|
### [FLO](https://www.flo.cash/) - FLOCOIN : FAv8YGHBoLipeBDTptXgT3dfkBXPQbD2KD
|
|
|
###ABOUT this Spacewire
|
###ABOUT this Spacewire
|
|
|
This consist in a aerospace IP used to data between another switch who contain another spacewire. To this project we give to you the possibility to test or use the IP only spacewire2spacewire using the standart interface we elaborated by design. The model like verilog follow the standart spacewire from year 2008.
|
This consist in a aerospace IP used to data between another switch who contain another spacewire. To this project we give to you the possibility to test or use the IP only spacewire2spacewire using the standart interface we elaborated by design. The model like verilog follow the standart spacewire from year 2008.
|
|
|
| Line 52... |
Line 59... |
- gtkwave [http://gtkwave.sourceforge.net/]
|
- gtkwave [http://gtkwave.sourceforge.net/]
|
- gtk3
|
- gtk3
|
- libboost
|
- libboost
|
- gtkmm
|
- gtkmm
|
- glade
|
- glade
|
|
- cmake
|
|
|
*Obs: you need alredy know how to compile and understand concepts and how work icarus / SystemC / linux tools
|
*Obs: you need alredy know how to compile and understand concepts and how work icarus / SystemC / linux tools
|
|
|
###Configuration of Environment
|
###Configuration of Environment
|
|
|
To systemC , icarus verilog and gtkwave follow instalation guide provided by developers and make propely exports to linux distro see includes and objects used during build of environment. The folder work is where you need compile and execute the test using systemC and DUT in verilog. Note on env_global_spw.cpp some includes fail because location so you need set it where you have compiled or instaled icarus verilog.
|
To systemC , icarus verilog and gtkwave follow instalation guide provided by developers and make propely exports to linux distro see includes and objects used during build of environment. The folder work is where you need compile and execute the test using systemC and DUT in verilog. Note on env_global_spw.cpp some includes fail because location so you need set it where you have compiled or instaled icarus verilog.
|
|
|
On work folder you should see after yoo installed systemC if is propely installed
|
On work folder you should see after you installed systemC if is propely installed
|
|
|
```sh
|
```sh
|
$ ldd final_spw.so
|
$ ldd final_spw.so
|
```
|
```
|
|
|
| Line 159... |
Line 167... |
```
|
```
|
###What I have done till now
|
###What I have done till now
|
|
|
- Graphical interface to a better experience
|
- Graphical interface to a better experience
|
- Dinamic change clock during environment execution on TX execution
|
- Dinamic change clock during environment execution on TX execution
|
|
- Debuging both spacewires TRC/ULIGHT
|
- A output file in html format TX SystemC 2 RX Verilog contain data compared
|
- A output file in html format TX SystemC 2 RX Verilog contain data compared
|
- A output file in html format TX Verilog 2 RX SystemC contain data compared
|
- A output file in html format TX Verilog 2 RX SystemC contain data compared
|
|
|
###SystemC BUGS ? :-(
|
- Adding another spacewires to test in software
|
|
|
- Some disconections Spacewire SystemC dont reconnect for some verilogs
|
### BUGS ? :-(
|
- I didnt think in all possible combinations to char's so you may get a bad one
|
|
- Time code on TX hiting button dont start send
|
- Timecode still not functional
|
|
- SystemC is better coded now to avoid problems during execution
|
|
- verilog inst tested under syntesys verilog with sdf files. This might be a problem right now
|
|
|
###What i will do on future if i still alive go to space X-D
|
###What i will do on future if i still alive go to space X-D
|
|
|
- A timecode file to verilog receiver
|
- I'm a bit unhappy with graphical interface ... i wish rebuild it .. but i don't know when
|
- Debuging SystemC and verilog
|
- Need help to build a better sdc aimed to Altera Fpga to run each Spacewire on altera first place ....
|
- Test range of frequencies on RX SystemC
|
- Re write Spacewire ulight documentation about blcoks
|
|
- Build a new set of tests cases to spacewire ulight without graphical interface
|
|
- i want build a better java interface to tests to software ... but Openjdk in new version ... i just want may be use javaFx
|
