OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [rtl/] [RTL_VB/] [spw_ulight_con_top_x.v] - Diff between revs 37 and 40

Show entire file | Details | Blame | View Log

Rev 37 Rev 40
Line 28... Line 28...
//Scan Methodology      :
//Scan Methodology      :
//Instantiations        :
//Instantiations        :
//Synthesizable (y/n)   :
//Synthesizable (y/n)   :
//Other                 :
//Other                 :
//-FHDR------------------------------------------------------------------------
//-FHDR------------------------------------------------------------------------
 
 
 
`timescale 1ns/1ns
 
 
module spw_ulight_con_top_x(
module spw_ulight_con_top_x(
                                input ppll_100_MHZ,
                                input ppll_100_MHZ,
                                input ppllclk,
                                input ppllclk,
                                input reset_spw_n_b,
                                input reset_spw_n_b,
 
 
Line 75... Line 78...
 
 
        wire [8:0] datarx_flag_axi;
        wire [8:0] datarx_flag_axi;
        wire [8:0] datarx_flag_w;
        wire [8:0] datarx_flag_w;
        wire buffer_write_w;
        wire buffer_write_w;
 
 
        wire [7:0] time_out_axi;
        //wire [7:0] time_out_axi;
 
 
        wire [13:0] monitor_x_axi;
        //wire [13:0] monitor_x_axi;
        wire [13:0] data_x;
        //wire [13:0] data_x;
        wire rx_buffer_write_mon_x;
        //wire rx_buffer_write_mon_x;
 
 
        wire credit_error_rx_w,top_send_fct_now_w;
        wire credit_error_rx_w,top_send_fct_now_w;
 
 
        wire top_tx_write_w,top_tx_ready_w;
        wire top_tx_write_w,top_tx_ready_w;
        wire [8:0] top_tx_data_w;
        wire [8:0] top_tx_data_w;
        wire tx_reset_n;
        wire tx_reset_n;
 
 
        assign tx_reset_n = (!reset_spw_n_b)?1'b0:1'b1;
        assign tx_reset_n = (!reset_spw_n_b | top_fsm != 6'd16)?1'b0:1'b1;
 
 
        //assign time_out = time_out_w;
        //assign time_out = time_out_w;
        assign datarx_flag = datarx_flag_axi;
        assign datarx_flag = datarx_flag_axi;
        //assign data_info = data_x;
        //assign data_info = data_x;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.