OpenCores

URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [work/] [SpaceWrireTestSuit.glade] - Diff between revs 12 and 13

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12	Rev 13
Line 597...	Line 597...

`True`	`True`
`False`	`False`
`vertical`	`vertical`





`True`	`True`
`False`	`False`
`center`	`center`
`center`	`center`
`20`
`20`
`11`	`11`
`12`	`12`
`0`	`0`
`none`	`none`


`True`	`True`
`False`	`False`
`12`	`12`


`True`	`True`
`False`	`False`
`31`	`31`
`center`	`center`


	`True`
	`False`
	`label`


	`True`
	`True`
	`0`




	`eop`
	`True`
	`True`
	`False`
	`True`


	`True`
	`True`
	`1`




	`eep`
	`True`
	`True`
	`False`
	`True`


	`True`
	`True`
	`2`




	`Generate`
	`True`
	`True`
	`True`



	`True`
	`True`
	`3`




`Send Data`	`send data`
`True`	`True`
`True`	`True`
`True`	`True`


`True`	`True`
`True`	`True`
`0`	`5`




`Enable Time Code`	`time code`
`True`	`True`
`True`	`True`
`True`	`True`



`True`	`True`
`True`	`True`
`3`	`6`








`True`	`True`
`False`	`False`
`Verilog Interface`	`SystemC Interface`




`True`	`True`
`True`	`True`
`7`	`7`
`1`	`0`










`2`	`2`



    powered by: WebSVN 2.1.0


    
        © copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.